Frequency division system
First Claim
Patent Images
1. A frequency division system for producing a phase locked signal of relatively low frequency which is synchronized in phase with a signal of relatively high frequency and whose frequency is an integral submultiple of said relatively high frequency, comprising:
- frequency divider circuit means responsive to said relatively high frequency signal for producing a reference signal of said relatively low frequency;
a voltage controlled oscillator circuit for generating said phase locked signal, comprising a first control element for controlling the frequency of said phase locked signal and a second control element for controlling the phase of said phase locked signal in an instantaneous manner;
a phase comparator circuit for comparing the phase of said phase locked signal and the phase of said reference signal and for producing a first control signal if the phase of said phase locked signal is lagging that of said reference signal and for also producing a second control signal if the phase of said phase locked signal is leading the phase of said reference signal, whereby one of said first and second control signals is applied to said second control element of said voltage controlled oscillator circuit to cause the phase of said phase locked signal to come into coincidence with said reference signal phase; and
a charge pump circuit comprising a capacitor, charge control means responsive to said first control signal for increasing the amount of charge in said capacitor and discharge control means responsive to said second control signal for decreasing the amount of charge in said capacitor, the voltage appearing across said capacitor being applied to said first control element of said voltage controlled oscillator circuit so as to cause the frequency and phase of said phase locked signal to come into coincidence with the frequency and phase of said reference signal.
0 Assignments
0 Petitions
Accused Products
Abstract
A system for performing frequency division of a high frequency signal by intermittent operation of a frequency dividing counter circuit and by a phase lock loop circuit, in which phase lock is periodically achieved with an output of the counter circuit. Phase lock loop circuit is of novel design which provides exact phase lock without cyclic variations from the reference phase.
38 Citations
20 Claims
-
1. A frequency division system for producing a phase locked signal of relatively low frequency which is synchronized in phase with a signal of relatively high frequency and whose frequency is an integral submultiple of said relatively high frequency, comprising:
-
frequency divider circuit means responsive to said relatively high frequency signal for producing a reference signal of said relatively low frequency; a voltage controlled oscillator circuit for generating said phase locked signal, comprising a first control element for controlling the frequency of said phase locked signal and a second control element for controlling the phase of said phase locked signal in an instantaneous manner; a phase comparator circuit for comparing the phase of said phase locked signal and the phase of said reference signal and for producing a first control signal if the phase of said phase locked signal is lagging that of said reference signal and for also producing a second control signal if the phase of said phase locked signal is leading the phase of said reference signal, whereby one of said first and second control signals is applied to said second control element of said voltage controlled oscillator circuit to cause the phase of said phase locked signal to come into coincidence with said reference signal phase; and a charge pump circuit comprising a capacitor, charge control means responsive to said first control signal for increasing the amount of charge in said capacitor and discharge control means responsive to said second control signal for decreasing the amount of charge in said capacitor, the voltage appearing across said capacitor being applied to said first control element of said voltage controlled oscillator circuit so as to cause the frequency and phase of said phase locked signal to come into coincidence with the frequency and phase of said reference signal. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17)
-
-
18. An electronic timepiece powered by a battery, comprising:
-
a source of a standard signal of relatively high frequency; first frequency divider circuit means responsive to said relatively high frequency signal for producing a signal of relatively low frequency which is an integral submultiple of said relatively high frequency; a voltage controlled oscillator circuit for generating a phase locked signal which is in phase and frequency coincidence with said relatively low frequency signal, comprising a first control element for controlling the frequency of said phase locked signal and a second control element for controlling the phase of said phase locked signal in an instantaneous manner; electronic switch means coupled to receive said relatively high frequency signal; phase comparator circuit menas for comparing the phase of said phase locked signal with that of said relatively low frequency signal when said first frequency divider circuit is enabled by said electronic switch means in a first operation mode and for comparing the phase of said relatively high frequency signal with that of said phase locked signal when said relatively high frequency signal is applied to said phase comparator circuit by said electronic switch means in a second operation mode of said timepiece, and for producing a first control signal indicating that the phase of said phase locked signal is lagging that of said relatively low frequency signal when said timepiece is in said first operation mode and for indicating that the phase of said phase locked signal is lagging that of said relatively high frequency signal when said timepiece is in said second operation mode, and further for producing a second control signal indicating that the phase of said phase locked signal is leading that of said relatively low frequency signal when said timepiece is in said first operation mode and for indicating that the phase of said phase locked signal is leading that of said high frequency signal when said timepiece is in said second operation mode, whereby said second control signal is applied to said second, control element of said voltage controlled oscillator circuit for controlling the phase of said phase locked signal; charge pump circuit means comprising a capacitor, charge control means responsive to said first control signal from said phase comparator circuit for increasing the amount of charge in said capacitor, and discharge control means responsive to said second control signal for reducing the amount of charge in said capacitor, the voltage across said capacitor being applied to said first control element of said voltage controlled oscillator circuit; second frequency divider circuit means responsive to said phase locked signal for producing a standard time signal; and time display means responsive to said standard time signal for providing a display of time. - View Dependent Claims (19, 20)
-
Specification