System for keeping account of predetermined homogeneous units

• US 4,256,955 A
• Filed: 03/23/1978
• Issued: 03/17/1981
• Est. Priority Date: 03/31/1977
• Status: Expired due to Term

• Current Assignee: Compagnie Internationale Pour L'Informatique
• Original Assignee: Compagnie Internationale Pour L'Informatique
• Inventors: Mollier, Jean, Giraud, Georges
• Primary Examiner(s): Kilgore, Robert M.
• Application Number:
  US05/889,517
• Time in Patent Office: 1,090 Days
• Field of Search: 194/4 F, 194/DIG. 6, 235/492, 235/375, 235/380, 235/381, 235/384, 235/441, 340/149 A, 340/152 K, 360/2, 250/569
• US Class Current: 235/380
• CPC Class Codes: G06K 19/07 with integrated circuit chips
• CPC Class Codes: G06Q 20/105 involving programming of a portable memory device, e.g. IC cards, "electronic purses"
• CPC Class Codes: G06Q 20/3433 the counter having monetary units
• CPC Class Codes: G06Q 20/3437 the counter having non-monetary units, e.g. trips
• CPC Class Codes: G06Q 20/3672 initialising or reloading thereof
• CPC Class Codes: G06Q 40/02 Banking, e.g. interest calculation or account maintenance credit or loans G06Q40/03
• CPC Class Codes: G07C 1/16 wherein the time is indicated by marking an element, e.g. a card or tape, in a position determined by the time
• CPC Class Codes: G07F 7/02 by keys or other credit registering devices
• CPC Class Codes: G07F 7/0866 by active credit-cards adapted therefor G07F7/1008 takes precedence

Abstract

A credit card system includes a credit card containing a memory for storing coded information indicative of: an identification of the use for which the article is intended, an identification of units used to keep account of operations which are performed in connection with the credit card, and the number of units available to a holder of the credit card. The memory is structured so that the two identification data zones have bits wherein a change from one binary value to another is irreversible, to prevent tampering of the identification of the card. The card also includes circuits for controlling the memory and contacts for temporarily coupling the card to an imprinting and/or operating means that are respectively coupled to the card at the time it is purchased and when it is being used to purchase goods or services. When the card is purchased, the number of units is imprinted onto the card in the third zone, and the number of these units is decremented as the card is being used.

Claims

1. A system for keeping a record of predetermined homogeneous units comprising:

an article bearing information, external means for imprinting and/or operating on the information on the article,

said article comprising;

a memory for storing coded bits in first, second and third fields, said first field having an unalterable multibit field indicative of

an identification of the use for which the article is intended,

said second field being an unalterable multibit field having an identification of the units used to keep account of operations which can be performed with the article and

the third field being an alterable multibit field indicative of the number of credit units available to the holder of the article;

circuits for controlling the memory; and

means for temporarily coupling the article to said imprinting and/or operating means;

said external imprinting and/or operating means including means for reading data from and writing data into the memory of the article;

said external means including;

means for writing into the memory of the article indications of at least one of the following parameters;

(a) the number of units required or received by the holder of the said article within the limits of the capacity of the memory, and

(b) the number of units received or required by the holder of the article to be subtracted from the number of units available in the memory of the article.

2. The system of claim 1 wherein all or part of the information imprinted in the memory is coded in circuit elements as an unalterable code in which each item of information is expressed within a field of n binary bits, the circuit elements being such that a changeover from one binary state to the other state after imprinting of bits in the field is irreversible, the number, m, of bits in the irreversible state in each field being less than or equal to n, the number m being pre-established.

3. The system of claim 2 wherein the memory includes at least one micro-element having an irreversible change in physical state, said micro-element storing an item of data written into the memory indicative of the number of items used relative to the number of items available.

4. The system according to claim 3 wherein the coupling means accessible to the exterior of the article includes contacts fixed on the article, the external means including a multi-pin reading head for selectively providing a connection between circuits of the external means and the coupling means of the article, said contacts selectively cooperating with the reading head while information is being imprinted in the memory of the article or this information is being used.

5. The system of claim 4 wherein the external means includes logic and programming circuits, and further including means for monitoring the continuous presence of supply voltages to the logic and programming circuits both at the article and at the external means for imprinting and/or operating on the said article, said monitoring means comprising:

at the article;

a circuit on the article, said circuit including two voltage comparators for detecting the supply voltages to the logic and programming circuits and for deriving two signals, an open-collector NAND circuit for combining said two derived signals, said NAND circuit being connected to the supply voltage for the logic circuits through a resistor to cause a change of current on a conductor which feeds the supply voltage to the logic circuits,

at the external means;

first and second comparators for respectively detecting the local presence of the supply voltages for the programming and logic circuits, a third voltage comparator for detecting changes in current on a conductor which supplies a supply voltage to the logic circuits in response to insertion of the article into the external means, an AND gate selectively enabled either by both of said first and second comparators or the third comparator by said AND gate deriving a valid circuit signal, said valid circuit signal being transmitted to circuits for establishing dialogues with the article.

6. The system of claim 1 wherein the memory includes at least one micro-element having an irreversible change in physical state, said micro-element storing an item of data written into the memory indicative of the number of items used relative to the number of items available.

7. The system according to claim 6 wherein the coupling means accessible to the exterior of the article includes contacts fixed on the article, the external means including a multi-pin reading head for selectively providing a connection between circuits of the external means and the coupling means of the article, said contacts selectively cooperating with the reading head while information is being imprinted in the memory of the article or this information is being used.

8. The system of claim 7 wherein the external means includes logic and programming circuits, and further including means for monitoring the continuous presence of supply voltages to the logic and programming circuits both at the article and at the external means for imprinting and/or operating on the said article, said monitoring means comprising:

at the article;

a circuit on the article, said circuit including two voltage comparators for detecting the supply voltages to the logic and programming circuits and for deriving two signals, an open-collector NAND circuit for combining said two derived signals, said NAND circuit being connected to the supply voltage for the logic circuits through a resistor to cause a change of current on a conductor which feeds the supply voltage to the logic circuits,

at the external means;

first and second comparators for respectively detecting the local presence of the supply voltages for the programming and logic circuits, a third voltage comparator for detecting changes in current on a conductor which supplies a supply voltage to the logic circuits in response to insertion of the article into the external means, an AND gate selectively enabled either by both of said first and second comparators or the third comparator by said AND gate deriving a valid current signal, said valid circuit signal being transmitted to circuits for establishing dialogues with the article.

9. The system according to claim 1 wherein the coupling means accessible to the exterior of the article includes contacts fixed on the article, the external means including a multi-pin reading head for selectively providing a connection between circuits of the external means and the coupling means of the article, said contacts selectively cooperating with the reading head while information is being imprinted in the memory of the article or this information is being used.

10. The system of claim 9 wherein the external means includes logic and programming circuits, and further including means for monitoring the continuous presence of supply voltages to the logic and programming circuits both at the article and at the external means for imprinting and/or operation on the said article, said monitoring means comprising:

at the article;

a circuit on the article, said circuit including two voltage comparators for detecting the supply voltages to the logic and programming circuits and for deriving two signals, an open-collector NAND circuit for combining said two derived signals, said NAND circuit being connected to the supply voltage for the logic circuits through a resistor to cause a change of current on a conductor which feeds the supply voltage to the logic circuits,

at the external means;

first and second comparators for respectively detecting the local presence of the supply voltages for the programming and logic circuits, a third voltage comparator for detecting changes in current on a conductor which supplies a supply voltage to the logic circuits in response to insertion of the article into the external means, an AND gate selectively enabled either by both of said first and second comparators or the third comparator by said AND gate deriving a valid circuit signal, said valid circuit signal being transmitted to circuits for establishing dialogues with the article.

11. The system of claim 1 wherein the external means includes logic and programming circuits, and further including means for monitoring the continuous presence of supply voltages to the logic and programming circuits both at the article and at the external means for imprinting and/or operation on the said article, said monitoring means comprising:

at the article;

a circuit on the article, said circuit including two voltage comparators for detecting the supply voltages to the logic and programming circuits and for deriving two signals, an open-collector NAND circuit for combining said two derived signals, said NAND circuit being connected to the supply voltage for the logic circuits through a resistor to cause a change of current on a conductor which feeds the supply voltage to the logic circuits,

at the external means;

first and second comparators for respectively detecting the local presence of the supply voltages for the programming and logic circuits, a third voltage comparator for detecting changes in current on a conductor which supplies a supply voltage to the logic circuits in response to insertion of the article into the external means, an AND gate selectively enabled either by both of said first and second comparators or the third comparator by said AND gate deriving a valid circuit signal, said valid circuit signal being transmitted to circuits for establishing dialogues with the article.

12. The system of claim 1 wherein the external means includes means for writing bits into the third field of the article only in response to the external means sensing that the first and second fields of the article respectively contain proper identifications for the use and for the operations.

13. The system of claim 2 wherein the external means includes means for deriving an alarm signal in response to the number of irreversible bit differing from m.

14. The system according to claim 1 wherein the coupling means accessible to the exterior of the article includes contacts fixed on the article, the external means including a multi-pin reading head for selectively providing a connection between circuits of the external means and the coupling means of the article, said contacts selectively cooperating with the reading head while information is being imprinted in the memory of the article or this information is being used, the external means including logic and programming circuits, and including means for monitoring the continuous presence of supply voltages to the logic and programming circuits both at the article and at the external means for imprinting and/or operating on the said article.

15. A system according to claim 14 wherein the monitoring means comprises on the article two voltage comparators for detecting the supply voltages to the logic and programming circuits.

16. A system according to claim 14 wherein the monitoring means comprises on the external means first and second comparators for respectively detecting the local presence of the supply voltages for the programming and logic circuits.

17. A system according to claim 16 wherein the monitoring means further comprises on the external means a third voltage comparator for detecting changes in current on a conductor which supplies a supply voltage to the logic circuits in response to insertion of the article into the external means, an AND gate selectively enabled either by both of said first and second comparators or the third comparator by said AND gate deriving a valid circuit signal, said valid circuit signal being transmitted to circuits for establishing dialogues with the article.

18. A system according to claim 14 wherein the monitoring means comprises on the external means a voltage comparator for detecting changes in current on a conductor which supplies a supply voltage to the logic circuits in response to insertion of the article into the external means.

19. The system of claim 1 wherein the external means includes logic and programming circuits, and further including means for monitoring the continuous presence of supply voltages to the logic and programming circuits both at the article and at the external means for imprinting and/or operation on the said article.

20. A system according to claim 19 wherein the monitoring means comprises on the article two voltage comparators for detecting the supply voltages to the logic and programming circuits.

21. A system according to claim 19 wherein the monitoring means comprises on the external means first and second comparators for respectively detecting the local presence of the supply voltages for the programming and logic circuits.

22. A system according to claim 21 wherein the monitoring means further comprises on the external means a third voltage comparator for detecting changes in current on a conductor which supplies a supply voltage to the logic circuits in response to insertion of the article into the external means, an AND gate selectively enabled either by both of said first and second comparators or the third comparator by said AND gate deriving a valid circuit signal, said valid circuit signal being transmitted to circuits for establishing dialogues with the article.

23. A system according to claim 19 wherein the monitoring means comprises on the external means a voltage comparator for detecting changes in current on a conductor which supplies a supply voltage to the logic circuits in response to insertion of the article into the external means.

24. A system for keeping account of the credit status of a credit card holder, said credit card being adapted to be inserted into an external means for operating on binary data stored in the credit card,

said credit card comprising:

a memory for storing coded information, said memory including;

(a) a first unalterable multi-bit field indicative of an identification of the external means with which the card can be used,

(b) a second unalterable multi-bit field indicative of operations that can be performed with the card on the external means with which the card can be used, and

(c) an alterable multi-bit field indicative of the number of credit units available to the holder of the card;

circuits for controlling the memory;

means for temporarily coupling the memory and circuits to the external;

said external means including;

means for writing into the memory of the card indications of at lest one of the following parameters;

(a) the number of units required or received by the holder of the said card within the limits of the capacity of the memory, and

(b) the number of units received or required by the holder of the card to be subtracted from the number of units available in the memory of the card;

means for writing the indications into the memory of the card only in response to the external means sensing that the card contains identifications for the external means and for the operation requested by the card holder.

25. The system of claim 24 wherein all or part of the information imprinted in the memory is coded in circuit elements as an unalterable code in which each item of information is expressed within a field of n binary bits, the circuit elements being such that a changeover from one binary state to the other state after imprinting of bits in the field is irreversible, the number, m, of bits in the irreversible state in each field being less than or equal to n, the number m being pre-selected.

26. The system of claim 25 wherein the external means includes means for deriving an alarm signal in response to the number of irreversible bits differing from m.

27. In combination, a credit card having a first binary memory field having N₁ bits, a second binary memory field having N₂ bits, where N₁ and N₂ are predetermined integers greater than one, bits of said first field being subject to change in response to signals from an external device, bits of said second field not being subject to change in response to signals from an external device after having been stored in the second field, a pre-selected number of bits stored in the second field having a first binary value, the bits of the first value in the second field, once stored, being irreversible, an external device including first and second means, said first means reading bit values from and supplying bit values to the first field so that bits stored in the first field are altered in response to signals from the first means, said second means including means for reading bit values from the second field, and means for deriving an alarm signal in response to the bit values read from the second field by the second means indicating that the number of bits in the second field differs from the pre-selected number for the first value.