Adaptive steerable null antenna processor
First Claim
1. A steerable null antenna processor system for receiving desired wave energy signals from at least one angular region of space within the area covered by the system and for suppressing interfering signals from at least one other angular region comprising:
- antenna means having at least first and second antenna elements;
antenna signal path means including combining means coupled between said antenna elements and a common port for supplying said desired wave energy signals to said common port;
nulling means comprising phase means and amplitude means forming part of said antenna signal path means, both the phase means and the amplitude means being adjustable in incremental steps and having control inputs, operative in response to digital control inputs to adjust the phase and amplitude values of the nulling means;
analog controller means having correlator means, at least one reference input and at least one feedback input from said antenna signal path means, said analog controller means being operative to generate analog phase and amplitude control signals, converter means to change the last said signals to digital control signals and to supply them to said control inputs of the nulling means, to thereby steer at least one null to interfering signals;
said correlator means comprising an in phase hybrid and a quadrature hybrid with inputs coupled to said feedback and reference inputs, two mixers connected to multiply together outputs from said hybrids, and integration means to generate said analog phase and amplitude control signals.
2 Assignments
0 Petitions
Accused Products
Abstract
An adaptive signal processing system for enhancing the signal-to-interfere characteristics on both receive and transmit using an in phase-quadrature correlator to control phase and amplitude adjust circuits located in the antenna signal paths. The amplitude adjustment provides amplitude balance control with variable delay lines between a quadrature hybrid and a sum-difference hybrid. The analog outputs of the correlator are digitized to control incrementally adjustable delay lines of the phase and amplitude circuits in binary steps.
54 Citations
9 Claims
-
1. A steerable null antenna processor system for receiving desired wave energy signals from at least one angular region of space within the area covered by the system and for suppressing interfering signals from at least one other angular region comprising:
-
antenna means having at least first and second antenna elements; antenna signal path means including combining means coupled between said antenna elements and a common port for supplying said desired wave energy signals to said common port; nulling means comprising phase means and amplitude means forming part of said antenna signal path means, both the phase means and the amplitude means being adjustable in incremental steps and having control inputs, operative in response to digital control inputs to adjust the phase and amplitude values of the nulling means; analog controller means having correlator means, at least one reference input and at least one feedback input from said antenna signal path means, said analog controller means being operative to generate analog phase and amplitude control signals, converter means to change the last said signals to digital control signals and to supply them to said control inputs of the nulling means, to thereby steer at least one null to interfering signals; said correlator means comprising an in phase hybrid and a quadrature hybrid with inputs coupled to said feedback and reference inputs, two mixers connected to multiply together outputs from said hybrids, and integration means to generate said analog phase and amplitude control signals. - View Dependent Claims (2, 3, 4)
-
-
5. A steerable null antenna processor system for receiving wave energy signals from at least one angular region of space within the area covered by the system and for suppressing interfering signals from at least one other angular region, using antenna elements;
- said processor system comprising;
nulling means coupled between said antenna elements and a common port for supplying said desired wave energy signals to said common port, said nulling means being comprised of phase means and amplitude means, the amplitude means being a variable ratio combiner comprising a quadrature hybrid, a sum-difference hybrid, and two delay lines at least one of which is adjustable in incremental steps, each hybrid having a first, a second, a third and a fourth port, with one of said delay lines connected from the third port of a first of said hybrids to the first port of a second of said hybrids, and the other said delay line connected from the fourth port of the first hybrid to the second port of the second hybrid, said common port being the fourth port of the second hybrid;
wherein said phase means comprises two delay lines at least one of which is incrementally adjustable, one connected from the first antenna element to the first port of said first hybrid, and the other connected from the second antenna element to the second port of the first hybrid;memory means to store digital signals for setting said delay lines to selected steps, comprising phase memory means connected to control inputs of the delay lines of said phase means, and amplitude memory means connected to control inputs of the delay lines of said amplitude means; analog controller means with a least means square loop comprising a reference path, a feedback path, and correlation means;
the reference path and feedback paths having respective input connections from said third and fourth ports of the second hybrid;
the correlation means comprising in phase/quadrature means connected to the feedback and reference paths to derive in phase and quadrature components and means to multiply them together, the correlation means further comprising integration means coupled to the in phase-quadrature means and having an analog amplitude output and an analog phase output on which analog control signals are produced,analog-to-digital means comprising sample-and-hold means and analog-to-digital converter means coupled between said outputs of said integration means and said memory means; said analog controller means being operative in response to analog signals input to the feedback path and reference path to supply digital signals to said memory means to steer a null to interfering signals. - View Dependent Claims (6, 7, 8, 9)
- said processor system comprising;
Specification