System for linearizing non-linear transducer signals
First Claim
1. A system for linearizing unlinearized data in the form of a plurality of unlinearized data words, including a first unlinearized data word, to product linearized data in the form of a plurality of linearized data words, said first unlinearized data word including first and second groups of bits, said system comprising in combination:
- a. memory means for storing a plurality of words, including a first stored word, said first stored word including first and second groups of bits, said memory means being responsive to said first group of bits of said first unlinearized data word to effect accessing of said first stored word;
b. multiplier means for multiplying said second group of bits of said first unlinearized data word by said second group of bits of said first stored word to produce a first product word; and
c. summing means for algebraically summing a predetermined number of bits of said first product word with said first group of bits of said first stored word to produce a first one of said linearized data words.
1 Assignment
0 Petitions
Accused Products
Abstract
A system for linearizing non-linear transducer output signals includes an analog-to-digital converter having a plurality of digital outputs. A first group of the most significant bits of the analog-to-digital converter digital outputs are coupled to address inputs of a read only memory. The remaining digital outputs of the analog-to-digital converter are coupled to a first group of inputs of a digital multiplying circuit. A first group of data outputs of the read only memory are coupled to a first group of inputs of a summing circuit and represent intersection points of a piece-wise linear approximation to a mathematical curve representing the relationship between unlinearized data produced by the analog-to-digital converter and linearized data produced by the linearizing system. A second group of the read only memory data outputs are coupled to a second group of inputs of the digital multiplying circuit and represent the slopes of straight lines extending from one intersection point toward another. The digital multiplying circuit produces a product word, a predetermined number of bits of which are algebraically summed with the first group of read only memory data outputs. Since the carry bits are connected, the multiplier output is really summed with the entire first group.
50 Citations
10 Claims
-
1. A system for linearizing unlinearized data in the form of a plurality of unlinearized data words, including a first unlinearized data word, to product linearized data in the form of a plurality of linearized data words, said first unlinearized data word including first and second groups of bits, said system comprising in combination:
-
a. memory means for storing a plurality of words, including a first stored word, said first stored word including first and second groups of bits, said memory means being responsive to said first group of bits of said first unlinearized data word to effect accessing of said first stored word; b. multiplier means for multiplying said second group of bits of said first unlinearized data word by said second group of bits of said first stored word to produce a first product word; and c. summing means for algebraically summing a predetermined number of bits of said first product word with said first group of bits of said first stored word to produce a first one of said linearized data words. - View Dependent Claims (2, 3, 4, 5, 6)
-
-
7. A method of linearizing data in the form of a plurality of unlinearized data words, including a first unlinearized data word, to produce linearized data in the form of a plurality of linearized data words, said first unlinearized data word including first and second groups of bits, said method comprising the steps of:
-
storing a plurality of words, including a first stored word, in a memory, said first stored word including first and second groups of bits, said first stored word being stored in a location of the memory addressable by means of said first group of bits of said first unlinearized data word; multiplying said second group of bits of said first unlinearized data word by said second group of bits of said first stored word to produce a first product word; and algebraically summing a predetermined number of bits of said first product word with said first group of bits of said first stored word to produce a first one of said linearized data words. - View Dependent Claims (8, 9, 10)
-
Specification