Digital information transfer system (DITS) receiver

• US 4,298,959 A
• Filed: 11/23/1979
• Issued: 11/03/1981
• Est. Priority Date: 11/23/1979
• Status: Expired due to Term

• Current Assignee: United Technologies Corporation (Raytheon Technologies Corporation d/b/a RTX)
• Original Assignee: United Technologies Corporation (Raytheon Technologies Corporation d/b/a RTX)
• Inventors: Calcasola, Richard W., Sundermeyer, Frank D.
• Primary Examiner(s): Zache, Raulfe B.
• Application Number:
  US06/096,969
• Time in Patent Office: 711 Days
• Field of Search: 364/200 MS File, 364/900 MS File, 364/481, 364/550, 364/551
• US Class Current: 710/22
• CPC Class Codes: G06F 13/22 using successive scanning, e.g. polling G06F13/24 takes precedence
• CPC Class Codes: G06F 13/28 using burst mode transfer, e.g. direct memory access DMA, cycle steal G06F13/32 takes precedence

Abstract

A DITS receiver provides direct memory access (DMA) for a central processing unit (CPU) to the latest update value of a plurality of pre-identified signal data words stored in a DITS data RAM. The DITS stores the data received asynchronously on a plurality of input channels directly in RAM as it is received, by stripping the first byte of the data word information field which identifies the data source and using this first byte ID as an address pointer to define the location in RAM for each remaining signal bit of the data word. The DITS slices the data received on each input channel into samples of less than one bit cell duration through a common sampling network which under sequence control provides commutation of the input channel samples to ensure that dual speed input channel are each sampled at least one time within the signal speed time period. The sampled data is multiplexed into a serial data stream and steered either to a first byte address register or directly to the data RAM.

Claims

1. A digital information transfer system (DITS) receiver for storing in a direct memory access (DMA) for a signal processor, a desired number of data signals presented asynchronously at selected signal speeds to one or more DITS input channels as serial bit data words having an information field with a first byte data identification (ID) and one or more succeeding bytes of data intelligence, comprising:

data sampling means for sampling each input channel at least once within each succeeding signal speed period to provide a serial sample bit stream of sampled signal bits from each channel;

register means having a plurality of addressable locations therein for registering signal bits;

data memory means, having a plurality of identifiable signal storage locations therein, at least one associated with each of the desired number of data signals, each location providing storage therein of the signal bits of the associated data word; and

controller means, responsive to said serial sample bit stream, for presenting the first byte ID signal bits of each data word to said register means for accumulation therein of the full first byte ID of each data word at the one of said addressable locations associated with the data word, and for presenting simultaneously, in response to each accumulated first byte ID, each sampled data intelligence signal bit of said data word together with said accumulated first byte ID signal associated therewith to said data memory means for storage therein at the one of said signal storage locations identified by said accumulated first byte ID signal.

2. The receiver of claim 1, wherein each of said addressable locations of said register means is associated with a related one of the input channels, and wherein said controller means presents said sampled first byte ID signal bits to the one of said locations associated with the input channel at which said sampled ID signal bit was received.

3. The receiver of claim 1, wherein said memory means presents the data intelligence signal bits stored in each of said identifiable signal storage locations to the signal processor, on request, in response to an address signal therefrom which identifies the particular signal storage location by the first byte ID signal associated therewith.

4. The receiver of claim 2, wherein said controller means, in response to the presentation of identical first byte ID data words on different input channels, presents the sampled data intelligence signal bits of each identical first byte word to said data memory means together with an identifying location signal comprising the accumulated first byte ID signal in combination with a signal identifying the location in said register means in which the particular first byte ID signal was accumulated, thereby providing different identified storage locations in said data memory means for each of said identical first byte ID data words.

5. The receiver of claim 1, further comprising:

signal conditioning means, one for each input channel, each response to the data signals presented thereto for providing to said data sampling means dual signals having signal bit formats compatible to the signal processor, said dual signals in combination providing a manifestation of the signal information of each signal bit of the received data word; and

wherein,

said controller converts each dual sampled signal bit from each signal conditioning means to a corresponding single sampled signal bit prior to presentation to said register means or said data memory means, each of said single sampled signal bits having the same information as the received signal bit associated therewith.

6. A digital information transmission system (DITS) receiver for storing in a direct memory access (DMA) data signals presented at different signal speeds to one or more DITS input channels as serial signal bit data words having an information field with a first byte of data identification (ID) and one or more succeeding bytes of data intelligence, comprising:

data sampling means, including a signal multiplexing means connected to each input channel and responsive to channel address signals presented from a control means, for sampling each channel at least once within the time period of the signal presented to the channel, and for providing at an output thereof a serial multiplexed bit stream of sampled signal bits from all channels;

register means, having a plurality of signal registration locations therein, one for each input channel and each identified by said channel address signals presented thereto from said control means, said register means providing, alternately, registration of said sampled signal bits at registration locations identified therein by said channel address signals in the presence of a registration signal, and presentation of signal bits registered at locations therein identified by said channel address signals on output lines thereof in the presence of a shift signal;

data memory means, having an address signal input connected for response to said output lines of said register means, and having a plurality of signal storage locations for storing signal bits therein, each location identified by an associated data memory address signal presented at said address signal input; and

control means, including means for providing said channel address signals, and connected for response to said data sampling means, said register means, and said data memory means for presenting said sampled first byte ID signal bits to said register means and for presenting said sampled intelligence byte signal bits to said data memory means, said controller means simultaneously presenting to said register means with each first byte ID signal bit said registration signal and said channel address signal identifying the channel on which each sampled ID signal bit is received, said controller means further presenting to said register means, in response to the presence simultaneously of an accumulated first byte and a sampled data intelligence signal bit of the data word associated therewith, said shift signal thereby presenting said accumulated first byte to said address signal input of said data memory means to identify the location therein for storage of the sampled data intelligence signal bit.

7. The method of storing in memory in a digital information transfer system (DITS) receiver serial bit data words presented asynchronously at selected signal speeds to one or more DITS input channels, each data word having an information field with a first byte data identification (ID) and one or more succeeding bytes of data intelligence, comprising the steps of:

multiplexing the signal bits of the data words received at all input channels into a single, serial bit data stream of sampled signal bits from each channel;

accumulating the sampled signal bits corresponding to first byte ID signal bits of each data word in an address register associated with the input channel on which the data word is received and indicating the presence of each accumulated first byte ID; and

storing each sampled signal bit corresponding to the data intelligence bytes of each data word having an accumulated first byte ID in a data memory at a location therein identified by said accumulated first byte ID.

8. The method of claim 7, wherein the step of storing includes storing the data intelligence in the data memory at a location identified by the first byte ID in combination with information identifying the associated channel register in which the first byte ID is accumulated.

9. The method of storing in a direct memory access (DMA) for a signal processor, a desired number of serial bit data words presented asynchronously at selected signal speeds to one or more DITS input channels, each data word having an information field with a first byte data identification (ID) and one or more succeeding bytes of data intelligence, comprising the steps of:

multiplexing the signal bits of the data words received at all input channels into a single, serial bit data stream of sampled signal bits from each channel;

accumulating the sampled signal bits corresponding to first byte ID signal bits of each data word in an address register associated with the input channel on which the data word is received and indicating the presence of each accumulated first byte ID;

storing each sampled signal bit corresponding to the data intelligence bytes of each data word having an accumulated first byte ID in a data memory at an address location therein identified by said accumulated first byte ID; and

instructing the signal processor to identify the address locations of the data intelligence stored in the data memory in terms of the first byte ID associated with each when retrieving the stored data from memory.