×

Fixed gating sequence apparatus and method for an inverter

  • US 4,302,713 A
  • Filed: 04/24/1979
  • Issued: 11/24/1981
  • Est. Priority Date: 04/24/1979
  • Status: Expired due to Term
First Claim
Patent Images

1. In an inverter system of the type that provides gating signals in a prescribed sequence in response to a selectively applied clocking signal to thereby control the application of electrical power to an associated electric motor, the improvement comprising:

  • (a) means for supplying an externally generated idle control signal when a zero speed, zero torque mode of motor operation is desired;

    (b) means for providing gating signals in response to a clocking signal;

    (c) generating means for generating said clocking signal at a controllable rate in response to an externally supplied controllable voltage signal; and

    at a predetermined rate in response to an externally supplied voltage signal of a predetermined magnitude;

    (d) means for providing said gating signals to said system in response to a one of said gating signals and said idle control signal including,(1) first logic means for providing a first control signal except in response to said one of said gating signals and said idle control signal, and(2) second logic means for providing said clocking signal to said inverter system except in the absence of said first control signal; and

    ,(e) third logic means for providing said voltage signal of a predetermined magnitude to said generating means in response to said idle control signal and in the absence of said one of said gating signals.

View all claims
  • 0 Assignments
Timeline View
Assignment View
    ×
    ×