Incremental encoder for measuring positions of objects such as rotating shafts

• US 4,308,500 A
• Filed: 12/14/1979
• Issued: 12/29/1981
• Est. Priority Date: 12/14/1979
• Status: Expired due to Term

• Current Assignee: L-3 Communications Corporation (L3Harris Technologies, Inc.)
• Original Assignee: RCA Corporation (General Electric Company)
• Inventors: Avins, Jeremiah Y.
• Primary Examiner(s): Sloyan, Thomas J.
• Application Number:
  US06/103,443
• Time in Patent Office: 746 Days
• Field of Search: 340/347 M, 340/347 P, 250/231 SE, 177/210 R, 177/DIG. 3, 328/133, 307/232
• US Class Current: 327/12
• CPC Class Codes: G01D 5/2451 Incremental encoders G01D5/2454 takes precedence
• CPC Class Codes: G01P 13/04 Indicating positive or negative direction of a linear movement or clockwise or anti-clockwise direction of a rotational movement
• CPC Class Codes: H03M 1/30 incremental
• CPC Class Codes: Y10S 177/03 Digitizers electrical

Abstract

A circuit for determining each level transition of first and second two logic level input signals and their leading or lagging phase relationship at each level transition and comprising first and second signal level storage means each having first input means responsive to the first and second input signals, respectively, first output means, and clock input means and responsive to a clock signal supplied to the clock input means to cause the logic level on its output means to become equal to the logic level on its first input means. First and second Exclusive OR gates each have a first input means connected respectively to said first input means of said first and second signal level storage means, and a second input means connected respectively to said first output means of said first and second signal level storage means. A third Exclusive OR gate responds to equal or non-equal logic levels on said first output terminal of said first Exclusive OR gate and said second input signal to produce first and second logic level, respectively. Additional means respond to the outputs of said first, second, and third Exclusive OR gates to determine the relationship of said first and second input signals at each level transition thereof and to supply a clock signal to the clock input means of said first and second signal level storage means after said additional means determines the phase relationship between said first and second input signals.

Claims

1. A circuit for determining each level transition of first and second two logic level input signals and their leading or lagging phase relationship at each level transition and comprising:

first and second signal level storage means each having first, second and third terminals and responsive to a clock pulse supplied to its third terminal to cause the signal logic level on its second terminal to become equal to the signal logic level on its first terminal;

first and second voltage comparator means each having a first input terminal means connected respectively to said first terminal of said first and second signal level storage means, respectively, and constructed to receive, respectively, said first and second input signals, a second input terminal means connected respectively to said second terminal of said first and second signal logic level storage means, and responsive to equal or non-equal signal logic levels supplied to their first and second input terminal means to produce first and second output signal logic levels, respectively;

third voltage comparator means responsive to the equality or non-equality of the signal logic level on said second terminal of said first signal level storage means and said second input signal to produce third and fourth output signal levels, respectively;

clock pulse generating means for generating clock pulses;

first means responsive to the output signal logic levels of said first, second, and third voltage comparator means to detect each logic level transition of said first and second input signals and the leading or lagging phase relation of said first and second input signals at each logic level transition thereof; and

second means for supplying said clock pulses to said third terminal means of said first and second signal level storage means a predetermined time interval after said first means detected said leading or lagging phase relationship of said first and second input signals.

2. A circuit as in claim 1 in which said first means comprises:

bi -directional counting means responsive to said each level transition to count in first and second directions, respectively, when the output signal of said third voltage comparator means indicates, respectively, a leading or lagging phase relationship between said first and second input signals.

3. A circuit as in claim 1 wherein each of said signal level storage means is a D-type flip-flop circuit in which:

said first terminal is a data (D) input terminal;

said second terminal is an ouput (Q) terminal; and

said third terminal is a clock pulse input terminal.

4. A circuit as in claim 1 in which:

said first means comprises decoding means for producing a first train of pulses in response to each level transition of said first and second input signals when the output signal of said third voltage comparator means is at a first logic level and a second train of pulses in response to each level transition when the output signal of said third voltage comparator means is at a second logic level;

in which said second means comprises logic means responsive to said first means to generate said clock pulses; and

further comprising means for storing the number of pulses in said first and second trains of pulses.

5. A circuit as in claim 1 in which said first and second means comprise data processing means.

6. A circuit for detecting each level transition of first and second two-level input signals and their leading or lagging phase relationship at each level transition, and comprising:

first and second signal level storage means each having a data input terminal for receiving said first and second input signals, respectively, a clock input terminal, and a first output terminal and constructed to store a signal level supplied to its data input terminal and to cause the signal level on its output terminal to become equal to the signal level on its data input terminal in response to a signal supplied to said clock input terminal;

first and second Exclusive OR gate means each having a first input terminal for receiving, respectively, said first and second input signals, a second input terminal connected, respectively, to said first output terminals of said first and second signal level storage means, and a second output terminal;

third Exclusive OR gate means responsive to the signal level on said first output terminal of said first signal level storage means and to said second input signal to produce an output signal indicative of the phase relationship of said first and second input signals at the last occurring level transition;

first means responsive to the output signals appearing on the output terminals of said first, second and third Exclusive OR gate means to determine the phase relationship of said first and second input signal at each level transition thereof; and

second means for supplying a clock pulse to said clock input terminals of said first and second level storage means after each level transition of said first and second input signals.

7. A circuit as in claim 6 in which said first means comprises:

bi-directional counting means responsive to said each level transition of said first and second input signals to count in first and second directions, respectively, when the output signal of said third Exclusive OR gate means indicates, respectively, a leading or lagging phase relationship between said first and second input signals.

8. A circut as in claim 6 in which:

said first means comprises decoding means for producing a first train of pulses in response to each level transition of said first and second input signals when the output signal of said third Exclusive OR gate means is at a first level and a second train of pulses in response to each level transition when the output signal of said third Exclusive OR gate means is at a second level;

in which said second means comprises logic means responsive to said first means to generate said clock pulses; and

further comprising means for storing the number of pulses in said first and second trains of pulses.

9. A circuit as in claim 6 in which said first and second means comprise data processor means.