Switched-capacitor floating-inductor simulation circuit
First Claim
1. An integratable switched-capacitor floating-inductor simulation circuit comprising:
- first and second nodes adapted for receiving an input voltage;
first and second voltage follower means having input terminals connected to said first and second nodes, respectively, and having output terminals across which the input voltage is established;
first, second and third capacitors having capacitances C1, C2, and C3;
integrator means including a fourth capacitor having a capacitance C4 associated therewith, and having an input and an output terminal; and
switch means associated with said first, second and third capacitors and being periodically operative in first and second switch states;
operation of said switch means in the first state electrically connecting said first and second capacitors across said first and second voltage follower means, respectively, for discharging these capacitors, and electrically connecting said third capacitor to the output terminal of at least one of said voltage follower means for charging said third capacitor with the output voltage thereof;
operation of said switch means in the second state electrically connecting said third capacitor to said integrator means for causing the latter to integrate the charge on said third capacitor and produce an output voltage that is proportional to the integral of the input voltage that is available on the output terminals of said voltage follower means, and electrically connecting said first and second capacitors to said integrator means for charging these two capacitors to the output voltage, whereby a switched-capacitor floating-inductor is simulated across said first and second nodes.
1 Assignment
0 Petitions
Accused Products
Abstract
This simulation circuit is a one-port network having a pair of nodes connected to inputs of first and second voltage followers that have associated switched capacitors alternately connected across them for being discharged and connected to an integrator for being charged to the output voltage on the latter. A third switched capacitor is alternately connected in series with the voltage follower outputs for sensing the input voltage applied to the nodes, and connected to the integrator where the input voltage is integrated and transferred to the first and second switched capacitors. A floating inductance L=T2 C4/C1C3 is simulated across the nodes, where T is the reciprocal of the switching frequency, C1, C2 and C3 are the capacitances of associated switched capacitors, C1=C2, C4 is the capacitance in the integrator, and the circuit is characterized by the LDI transformation.
-
Citations
17 Claims
-
1. An integratable switched-capacitor floating-inductor simulation circuit comprising:
-
first and second nodes adapted for receiving an input voltage; first and second voltage follower means having input terminals connected to said first and second nodes, respectively, and having output terminals across which the input voltage is established; first, second and third capacitors having capacitances C1, C2, and C3; integrator means including a fourth capacitor having a capacitance C4 associated therewith, and having an input and an output terminal; and switch means associated with said first, second and third capacitors and being periodically operative in first and second switch states;
operation of said switch means in the first state electrically connecting said first and second capacitors across said first and second voltage follower means, respectively, for discharging these capacitors, and electrically connecting said third capacitor to the output terminal of at least one of said voltage follower means for charging said third capacitor with the output voltage thereof;
operation of said switch means in the second state electrically connecting said third capacitor to said integrator means for causing the latter to integrate the charge on said third capacitor and produce an output voltage that is proportional to the integral of the input voltage that is available on the output terminals of said voltage follower means, and electrically connecting said first and second capacitors to said integrator means for charging these two capacitors to the output voltage, whereby a switched-capacitor floating-inductor is simulated across said first and second nodes. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17)
-
Specification