×

Latchup resistant pseudorandom binary sequence generator

  • US 4,348,597 A
  • Filed: 05/27/1980
  • Issued: 09/07/1982
  • Est. Priority Date: 05/27/1980
  • Status: Expired due to Term
First Claim
Patent Images

1. A pseudorandom binary sequence generator including means adapted thereto for providing latchup resistance, including in combination:

  • a. a source of clock signal;

    b. a shift register means coupled with said clock signal, having a data input thereto and plural stage outputs therefrom;

    c. dynamic imbalance means coupled to at least one said stage output and cooperative therewith to produce at least one delayed output therefrom exceeding intrinsic transmission gate delay but less than said clock signal period;

    d. combinational logic means directly coupled with two inputs between said stage output and said dynamic imbalance means output and an output coupled to said register data input, operative therebetween so as to produce a pseudorandom flow of binary pulses; and

    further,e. whereby resistance to latchup is provided through the effective dynamic imbalance introduced by the time delay of the signal flow coupled between at least one said stage output and the said logic means.

View all claims
  • 0 Assignments
Timeline View
Assignment View
    ×
    ×