×

Combinational logic for generating gate drive signals for phase control rectifiers

  • US 4,351,022 A
  • Filed: 06/30/1981
  • Issued: 09/21/1982
  • Est. Priority Date: 06/30/1981
  • Status: Expired due to Fees
First Claim
Patent Images

1. In a phase-delay rectifier (PDR) having a silicon controlled rectifier (SCR) bridge circuit to transfer 3-phase line power to a dc link, wherein actual current in said link is compared with a current command for generating a firing angle control signal, α

  • , applied to the PDR to produce a firing angle in a range from 0°

    to 180°

    , wherein the output voltage of the PDR is proportional to the cosine of the firing angle, and a cosine ramp signal for a given SCR relating to a given phase is used to generate the gate firing pulse for the SCR by comparing the difference signal, α

    -control, to said cosine ramp to determine the correct time for firing each SCR, an improvement comprising means responsive to said control signal, cosine ramp signals and phase signals of said 3-phase line power transformed into 90°

    phase delayed line neutral phase signals Aφ

    , Bφ and



    for producing firing control signals, for SCR switches in said bridge circuit, said means comprisingmeans for comparing said phase signals Aφ

    , Bφ and



    with each other in pairs for producing squarewave signals +Aφ

    SYNC, +Bφ

    SYNC and +Cφ

    SYNC indicative of the 120°

    phase relationship of the separate lines of said 3-phase power,means for generating said cosine ramp signals,comparator means for comparing said α

    -control signal with each of said cosine ramp signals for generating a squarewave COMP signal from each of said cosine ramp signals that is high when said cosine ramp signals exceed said α

    -control signal, andcombinational logic responsive to said COMP signals and said SYNC signals for producing said SCR firing control signals.

View all claims
  • 0 Assignments
Timeline View
Assignment View
    ×
    ×