Circuitry for minimizing auto-correlation and bias in a random number generator
First Claim
1. A random number generator having an output for providing random numbers, comprising:
- means for providing successive and randomly varying bits; and
means for receiving the randomly varying bits and minimizing auto-correlation in the randomly varying bits, including means for discarding certain ones of the randomly varying bits so that random numbers provided at the output of said random number generator do not include the discarded bits, said means for discarding comprising;
a first shift register clocked by a first clock signal in order to serially receive and store the randomly varying bits; and
a second register connected to said first shift register in order to receive in parallel the bits stored by said first register, said second register clocked by a signal other than the first clock signal so that said second register receives and stores only a portion of the bits received by said first register, with said second register providing the portion of the bits to the output of said random number generator.
1 Assignment
0 Petitions
Accused Products
Abstract
A random number generator that provides bits at its output that are neither biased nor periodic. The generator includes a noise generator and sampling register that provide serial, randomly varying bits. A circuit within the generator for reducing auto-correlation or periodicity discards certain ones of the randomly varying bits, and includes a first shift register for receiving and storing the randomly varying bits and a second register for receiving in parallel and storing only a portion of the randomly varying bits from the first register. In order to eliminate bias, EXCLUSIVE OR gates are connected between the first and second registers in order to logically combine the randomly varying bits received by the second register with previous bits stored in the second register.
58 Citations
9 Claims
-
1. A random number generator having an output for providing random numbers, comprising:
-
means for providing successive and randomly varying bits; and means for receiving the randomly varying bits and minimizing auto-correlation in the randomly varying bits, including means for discarding certain ones of the randomly varying bits so that random numbers provided at the output of said random number generator do not include the discarded bits, said means for discarding comprising; a first shift register clocked by a first clock signal in order to serially receive and store the randomly varying bits; and a second register connected to said first shift register in order to receive in parallel the bits stored by said first register, said second register clocked by a signal other than the first clock signal so that said second register receives and stores only a portion of the bits received by said first register, with said second register providing the portion of the bits to the output of said random number generator. - View Dependent Claims (2)
-
-
3. In a random number generator, a circuit for minimizing auto-correlation in successive random bits, comprising:
-
first storage means for being clocked to serially receive the bits and to store a predetermined number of the bits, said first storage means having a plurality of stages, including a first stage and a last stage, each stage for storing one of the bits, with said first storage means discarding the one of the bits in the last stage when one of the bits is received in the first stage; second storage means for storing the same predetermined number of bits and connected for receiving in parallel the bits stored in said first storage means; and means connected to said second storage means for clocking said second storage means to receive the bits from said first storage means only after a number in excess of the predetermined number of bits have been serially received in said first storage means and at least one of the bits has been discarded in said first storage means. - View Dependent Claims (4, 5, 6, 7, 8)
-
-
9. In a random number generator, a circuit for receiving randomly varying bits of a random number and reducing the bias of the randomly varying bits, the circuit comprising:
-
a plurality of EXCLUSIVE OR gates, each of said EXCLUSIVE OR gates having first and second inputs, and an output, with the first input for receiving one of the randomly varying bits; and a register for storing the randomly varying bits from said EXCLUSIVE OR gates and having a plurality of stages, each stage associated with one of said EXCLUSIVE OR gates and having an input connected to the output of its associated EXCLUSIVE OR gate and an output connected to the second input of its associated EXCLUSIVE OR gate, so that the randomly varying bits are logically combined at said EXCLUSIVE OR gates with previous randomly varying bits stored in said register.
-
Specification