Synchronizing circuit for use with a telecommunication system

• US 4,370,648 A
• Filed: 03/31/1981
• Issued: 01/25/1983
• Est. Priority Date: 03/31/1981
• Status: Expired due to Fees

• Current Assignee: Siemens Corp. (Siemens AG)
• Original Assignee: Siemens Corp. (Siemens AG)
• Inventors: Liang, Samuel, Wagner, Theodore, Vyas, Ramesh M.
• Primary Examiner(s): YUSKO, DONALD
• Application Number:
  US06/249,399
• Time in Patent Office: 665 Days
• Field of Search: 340/825.2, 340/825.21, 340/825.14, 370/82, 370/105, 370/108
• US Class Current: 370/510
• CPC Class Codes: H04J 3/0608 Detectors therefor, e.g. correlators, state machines
• CPC Class Codes: H04Q 11/04 for time-division multiplexing H04Q11/0001 takes precedence

Abstract

A synchronizing circuit for use with a digital communication system is disclosed. A serial data stream is arranged in frames composed of at least two data words containing a synchronization signalling code and binary coded information, respectively. For detecting the alignment of consecutive frames the synchronizing circuit includes a serial/parallel converter and a synchronizing detector logic network for generating two control signals indicating the presence of the synchronization code in form of a normal synchronizing bit pattern or an inverted synchronizing bit pattern respectively. An AND-gate logically links the first control signal delayed by one pulse frame to the undelayed second control signal and generates a synchronizing signal. A time slot generator produces enabling signals by means of counting subsequent system clock pulses under control of this synchronizing signal such that during receiving of different data words of a frame a respective one of the enabling signals is present.

Claims

1. A synchronizing circuit for use with a digital communication system, said system including a transmission line arranged between a transmitting and a receiving terminal for transmitting a serial data stream at a fixed data rate under control of a system clock pulse train received by a system clock pulse line and arranged in frames each composed of a first data word containing a binary synchronization code for recovering a frame in the continuous serial data stream and a signalling code for enabling control operations of said communication system and at least a second data word containing binary coded information, said synchronizing circuit adapted to be connected to said receiving end of said transmission line for recovering the alignment of consecutive frames in the serial data stream and comprising, in combination:

(a) a serial/parallel converter being designed for a capacity of one data word of said frame and having a serial data input coupled to said transmission line, a clock input connected to said system clock pulse line, and a plurality of parallel data outputs;

(b) a synchronizing detector logic network having parallel inputs each connected to a respective one of said parallel data outputs of said serial/parallel converter and having a first and a second output, said synchronizing detector logic network generating a first and a second control signal at the respective one of said first and second outputs, wherein a respective one of said control signals occurs whenever a condition at said parallel data outputs of said serial/parallel converter reflects a synchronization code in form of a normal synchronizing bit pattern and an inverted synchronizing bit pattern, respectively;

(c) means for delaying said first control signal for a time period equivalent to the time required for receiving one frame and having an input and an output, said input of said delay means being connected to said first output of said synchronizing detector logic network;

(d) an AND-gate having a first and a second input and an output generating in synchronized operation a synchronizing signal once every alternate frame, said first input of said AND-gate being connected to said output of said delay means and said second input of said AND-gate being connected to said second output of said synchronizing detector logic network; and

(e) a time slot generator having a clock input for receiving said system clock pulse trains, a synchronizing signal input connected to the output of said AND-gate and a first and a second generator output each carrying a respective one of a first and a second enabling signal, said time slot generator including means for counting subsequent clock pulses under control of said synchronizing signal such that during receiving the first data word said first generator output and during the receiving the second data word said second generator output subsequently are carrying a respective one of said enabling signals.

2. The synchronizing circuit as recited in claim 1, wherein said serial-to-parallel converter comprises an 8-bit shift register having eight parallel outputs and wherein the seven most significant parallel outputs form said data outputs for detecting said synchronizing bit patterns.

3. The synchronizing circuit as recited in claim 2, wherein said synchronizing detector logic unit comprises:

(f) a plurality of inverters each having an input and an output and each being connected by its input to a respective one of said most significant data outputs of said shift register, the synchronizing detector logic unit thus being provided with a set of normal inputs and a set of inverted inputs;

(g) a second and a third AND-gate each having a plurality of inverting inputs and an output forming a respective one of said outputs of said synchronizing detector logic unit and each of said inverted inputs of both AND-gates either being connected to a respective one of said set of normal inputs or the corresponding inverted input such that both AND-gates form all zero detectors and, alternatively, generate a control signal reflecting the occurrance of a normal and an inverted synchronizing bit pattern at said most significant data outputs of said shift register.

4. The synchronizing circuit as recited in claim 3, wherein said third AND-gate is provided with a further inverted input connected to said system clock pulse line whereby said third AND-gate is controlled to be in its operative mode just during the negative phase of a clock pulse.

5. The synchronizing circuit as recited in claim 1, wherein said delay means comprise a binary counter arrangement having a maximum count and including a count pulse input connected to said system clock pulse line, a load input coupled to said output of said second AND-gate for presetting said counter arrangement to an initial count having an offset from said maximum count equivalent to the number of bits of a frame, and an output forming the output of said delay means.

6. The synchronizing circuit as recited in claim 5, wherein said counter arrangement further comprises a first and a second binary counter both having load inputs, count inputs, count enable inputs and carry outputs, said count inputs of the first and the second counter being connected to said system clock pulse line such that a counting step of said first counter is activated by the negative to positive transition of said system clock pulses and a counting step of said second counter is activated by the positive to negative transition of said system clock pulses, said count enable input of said first counter being connected to positive supply voltage and said count enable input of said second counter being connected to said carry output of said first counter;

and said carry output of said second counter forming the output of said counter arrangement.

7. The synchronizing circuit as recited in claim 5, wherein said delay means further comprise an OR-gate having a first and a second input and an output, said first input of said OR-gate being connected to the output of the second AND-gate, said second input of said OR-gate being connected to said output of said counter arrangement and said output of said OR-gate being connected to the load input of said counter arrangement.

8. The synchronizing circuit as recited in claim 1, wherein said time slot generator in accordance with pulse frames composed of three data words, further comprises:

(h) a third binary counter having a clock input coupled to said system clock pulse line such that said counter is activated by the negative to positive transitions of said clock pulse train, said counter furthermore having a reset input connected to said output of said first AND-gate and being designed such that the maximum count equals the number of bits of a data word of a pulse frame;

(i) a first and a second D flip-flop each having a clock input, a set input, a data input, a normal output activated in the set condition and a reset input;

both clock inputs of said D flip-flops being commonly coupled to said maximum count output of said third binary counter, said data input of said first D flip-flop being fixedly connected to positive supply voltage, said data input of said second D flip-flop being connected to said normal output of said first D flip-flop, said set input of said first D flip-flop and the reset input of said second D flip-flop being commonly connected to said output of said first AND-gate, said set input of said second D flip-flop being fixedly connected to ground, said reset input of said first D flip-flop being connected to said normal data output of said second D flip-flop; and

said normal outputs of said first and said second D flip-flop each forming a respective one of said first and second generator outputs; and

(j) a fourth AND-gate having two inverted inputs and an output, each of said inverted inputs being connected to a respective one of said normal outputs of said first and second D flip-flops and the output of said fourth AND-gate forming a third time slot generator output carrying an enabling signal occurring in synchronization with the presence of the first data word of a frame.

9. The synchronizing circuit as recited in claim 1, comprising a further D flip-flop having a data input connected to the least significant output of said shift register, having a clock input connected to said output of said first AND-gate and having a normal output forming an output for a signalling bit, representing said signalling code.