Self-synchronization circuit for a FFSK or MSK demodulator

• US 4,384,357 A
• Filed: 04/03/1981
• Issued: 05/17/1983
• Est. Priority Date: 04/03/1981
• Status: Expired due to Fees

• Current Assignee: Her Majesty The Queen In Right of Canada As Represented By The Minister of National Defence
• Original Assignee: Canadian Patents and Development Limited
• Inventors: Jagger, Charles E., deBuda, Rudi
• Primary Examiner(s): Safourek, Benedict V.
• Assistant Examiner(s): Chin, Stephen
• Application Number:
  US06/250,757
• Time in Patent Office: 774 Days
• Field of Search: 375/78-83, 375/94, 375/97, 375/111, 375/113, 375/119, 375/120, 375/90, 455/201, 455/202, 455/205, 455/207, 455/208, 455/210, 455/260, 329/50, 329/122, 329/124, 328/63, 328/72
• US Class Current: 375/327
• CPC Class Codes: H03L 7/113 using frequency discriminator
• CPC Class Codes: H04L 2027/003 at baseband only
• CPC Class Codes: H04L 2027/0057 quadrature phase
• CPC Class Codes: H04L 27/2273 associated with quadrature demodulation, e.g. Costas loop

Abstract

The self-synchronization circuit splits the incoming signal into two circuit paths where the signals are frequency shifted by a frequency signal equal to the carrier frequency so as to provide an in-phase signal in one circuit path and a quadrature signal in the other circuit path. The frequency shifting circuit includes at least a controllable oscillator. The output of a first multiplier which multiplies the in-phase and quadrature signals, is fed to a clock recovery circuit which determines the clock frequency. A second multiplier multiplies the output of the first multiplier with the clock recovery circuit output to provide a signal which controls the controllable oscillator. In addition, a frequency discriminator utilizes the in-phase and quadrature signals to initially coarse control the controllable oscillator frequency. The frequency shifting signals may be obtained from the controllable oscillator feeding phase shifting circuits, or they may be obtained from a combined circuit including a fixed oscillator with phase shifting circuits together with the controllable oscillator and appropriate mixing circuits.

Claims

1. In a demodulating receiver, a self-synchronization circuit for generating a carrier reference signal from an incoming Fast FSK or MSK signal comrising:

first means for splitting the incoming signal into two circuit paths;

second means for frequency shifting the incoming signal in each circuit path by a frequency signal substantially equal to the carrier frequency to provide an in-phase signal along one circuit path and a quadrature phase signal along the other circuit path, the frequency shifting means having an oscillator circuit controllable in frequency and phase;

first multiplier means for multiplying the in-phase and quadrature signals;

clock recovery circuit means for determining the clock frequency from the output of the first multiplier means; and

second multiplier means for multiplying the output of the first multiplier means and the clock recovery circuit means for providing a carrier phase signal to the controllable oscillator circuit.

2. A self-synchronization circuit as claimed in claim 1 which further includes a frequency discriminator means controlled by the in-phase and quadrature signals for initially controlling the oscillator circuit frequency.

3. A self-synchronization circuit as claimed in claims 1 or 2 wherein the second means includes third mixer means in the one circuit path and fourth mixer means in the other circuit path, the third mixer means having a first input connected to the first means and an output connected to the first multiplier means, the fourth mixer means having a first input connected to the first means and an output connected to the multiplier means, and

means for providing signals from the controllable oscillator circuit to a second input of the third mixer means and a second input of the fourth mixer means wherein the signal to the third mixer means is shifted 90°

with respect to the signal to the fourth mixer means.

4. A self-synchronization circuit as claimed in claims 1 or 2 wherein the second means includes:

third mixer means in the one circuit path and fourth mixer means in the other circuit path, the third mixer means having a first input and a second input, and an output connected to the first mixer means, the fourth mixer means having a first input and a second input, and output connected to the first mixer means; and

means for providing signals from the controllable oscillator circuit to the second input of the third mixer means and the second input of the fourth mixer means;

fifth mixer means having a first input connected to the first means and an output connected to the first input of the third mixer means, and sixth mixer means having a first input connected to the first means and an output connected to the first input of the fourth mixer means; and

fixed oscillator means having a frequency greater than the carrier frequency for providing a signal to a second input of the fifth mixer means and a signal to a second input of the sixth mixer means shifted by 90°

with respect to the signal provided to the fifth mixer means.