×

Interface adapter architecture

  • US 4,390,963 A
  • Filed: 09/15/1980
  • Issued: 06/28/1983
  • Est. Priority Date: 09/15/1980
  • Status: Expired due to Term
First Claim
Patent Images

1. Interface adapter circuitry coupled to a self-clocking serial data bus having binary first and second forward data signals for receiving a binary data signal including data, address and control portions, transmitted thereon, the first and second forward data signals having a first binary state before and after the data signal, the first forward data signal having a second binary state and the second forward data signal having the first binary state for data signal bits having a binary zero state, the first forward data signal having the first binary state and the second forward data signal having the second binary state for data signal bits having a binary one state, and the first and second forward data signals having the second binary state between successive data signal bits, said interface circuitry comprising:

  • generating means responsive to the second binary state of the first and second forward data signals for generating a clock signal;

    latch means coupled to the first and second forward data signals for storing an output signal having a binary zero state in response to the second binary state of the first forward data signal and the first binary state of the second forward data signal, and storing an output signal having a binary one state in response to the first binary state of the first forward data signal and the second binary state of the second forward data signal;

    receiving register means having a plurality of output signals and being responsive to the clock signal for serially receiving the latch means output signal;

    output register means having a plurality of output signals and being responsive to a first control signal for receiving the data portion of the data signal in the receiving register means;

    data direction register means having a plurality of output signals and being responsive to a second control signal for receiving the data portion of the data signal in the receiving means;

    interface means, having a plurality of interface signals, for applying each of the output register means output signals to a corresponding interface signal in response to a predetermined binary state of a corresponding data direction register means output signal;

    detecting means responsive to the adddress portion of the data signal in the receiving register means for detecting the presence of a predetermined address signal and generating a chip select signal when the predetermined address signal is detected; and

    control means responsive to the chip select signal and the control signal portion of the data signal in the receiving register means for generating the first and second control signals.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×