Distributed network synchronization system

• US 4,411,007 A
• Filed: 04/29/1981
• Issued: 10/18/1983
• Est. Priority Date: 04/29/1981
• Status: Expired due to Term

• Current Assignee: The Manitoba Telephone System
• Original Assignee: The Manitoba Telephone System
• Inventors: Boland, Peter, Rodman, William
• Primary Examiner(s): Safourek, Benedict V.
• Application Number:
  US06/258,561
• Time in Patent Office: 902 Days
• Field of Search: 375/106, 375/108, 375/109, 375/114, 375/116, 375/118, 375/119, 375/107, 370/86, 370/90, 370/100, 370/104, 370/108, 343/7 R, 343/7.5 R, 358/149, 340/825.08, 340/825.14, 340/825.54, 455/12, 455/13, 455/17, 455/51
• US Class Current: 375/356
• CPC Class Codes: H04J 3/0682 by delay compensation, e.g. by compensation of propagation delay or variations thereof, by ranging

Abstract

A synchronization system is provided for a tree-type transmission system comprising a central station connected to a plurality of remote stations in an effectively sequential manner, each station including transmitting and receiving means for digital data in a sequence of frames. Each remote station is instructed regularly by the central station of the time delay between the remote station and the central station. The remote station stores the time delay and arranges to advance information transmitted by the remote station so as to be received by the central station within the proper position in the frame. The time delay is measured by the central station by sensing a pattern of bits repetitively transmitted by the remote station and comparing the received pattern with a stored pattern and counting the number of shifts of the received pattern necessary to match the stored pattern. The delay stored by the remote station is tuned to one quarter of a bit to ensure accurate synchronization.

Claims

1. A digital transmission system comprising a central station and a plurality of remote stations, each station including means for transmitting and receiving digital data in a sequence of frames, transmission means arranged between said central station and each of said remote stations and causing a variable inherent delay therebetween dependent upon the location of the respective remote station, the central station including means for transmitting a first signal to each of said remote stations chosen in turn and for receiving a signal therefrom dependent on the first signal and means for producing from said first signal and said received signal a delay signal representative of the inherent delay relative to the chosen remote station and for transmitting said delay signal to said remote station, and each remote station including means for receiving and storing said delay signal and means for changing the time of transmission of the transmission means of said remote station in dependence upon said stored delay.

2. A system as defined in claim 1 wherein each remote station includes means for synchronizing a nominal time of transmission of said transmission means with data signals received from said central station and wherein said time changing means advances the actual time of transmission relative to said nominal time in dependence upon said stored delay.

3. A system as defined in claim 1, wherein the transmission means is of the tree-type arranged to connect from said central station to each of said remote stations effectively sequentially.

4. A system as defined in claim 1 wherein the transmitting and receiving means are arranged such that each frame includes a plurality of time slots, wherein each remote station includes means responsive to said first signal to transmit signals in a time slot designated by said first signal and wherein said delay signal producing means comprises means for determining the time difference between said designated time slot at the central control and the signals received from said remote unit in said designated time slot.

5. A system as defined in claim 1 wherein the transmitting and receiving means are arranged such that each frame includes a plurality of bits, wherein each remote station includes means responsive to said first signal to transmit a bit at a predetermined time in a frame, and wherein said delay signal producing means comprises means for determining the time difference of the bit in the frame at the central station from the time of the bit in the frame upon reception from the remote station.

6. A system according to claim 1 wherein each remote station includes means responsive to said first signal for transmitting first data signals having a repetitive predetermined pattern of data bits at regular time-spaced intervals and wherein the central station includes means for sensing individual data bits at the pattern rate, means for storing a representation of the predetermined pattern and comparing it with the sensed bits, means responsive to the absence of a match between the sensed pattern and the stored pattern for shifting the rate of pattern sensing by one bit for each such absence sensed and means responsive to a match between the sensed pattern and the stored pattern for counting the numbers of such shifts.

7. A system as defined in claim 4, in which the central control includes a counter, means for causing the counter to begin counting at a predetermined time in said designated time slot, means for stopping the counter upon reception of said signals at a corresponding predetermined time in a received one of said designated time slots, and means for transmitting a signal representative of the count reached by the counter after the counter has stopped counting, to the remote unit, to control the change of time of transmission by said remote unit of said designated time slot.

8. A system as defined in claim 4, in which the remote unit includes a memory, means for applying data signals to the memory, means for generating a write address signal for addressing the memory whereby the data signals are written into the memory, means for registering said signal representative of said count, means for generating a read address signal offset from the write address by said signal representative of said count, and means for addressing the memory with the read address signal whereby the data stored in the memory is read out for transmission to the central control.

9. A system as defined in claim 7, in which the remote unit is comprised of a digital memory adapted to store data signals input thereto, cycling counter means for generating address signals, adder means having a first plurality of inputs connected to the output of the counter means and having a plurality of outputs connected to the address inputs of the memory, a plurality of latches adapted to store a data signal corresponding to said count reached by the central control counter, the outputs of the latches being connected via a corresponding plurality of gates to a second plurality of inputs of the adder means, the memory having a plurality of data output terminals, means for enabling the write control of the memory and the adder means to apply the address signals applied thereto by the counter to the address terminals of the memory whereby data signals applied thereto are written and are stored therein, and means for enabling said gates whereby the data signal stored in the plurality of latches is applied to the adder means for causing the address signals applied to the memory to be the sum of the data signal applied from the cycling counter and the data signal stored in the plurality of latches, whereby the data signals are progressively stored at first sequential memory locations of the memory and are progressively read out of the memory from second sequential memory locations offset from the first sequential memory locations by the data signal stored in the plurality of latches.

10. A system as defined in claim 9, further including a second plurality of latches connected to the data output terminals of the memory, for storing the output data therefrom, a clock input to the second plurality of latches for clocking the data out from the latches to a data output bus, a plurality of clock sources each having a phase different from each other and means for connecting one of the clock sources to the clock input of the second plurality of latches whereby the phase of the data signal stored in the second plurality of latches applied to the data output bus is controlled.

11. A synchronization system as defined in claim 10, in which the phase difference of each of the plurality of clock sources is 1/4 bit.

12. A system as defined in claim 5, in which said bit is a frame synchronization bit occurring at a boundary of said frame.

13. A system as defined in claim 5, in which each frame is comprised of a plurality of time slots, each time slot being comprised of a plurality of bits, said bit occurring at a time period of approximately one half of a designated time slot.

14. A system as defined in claim 5, 12 or 13 in which said bit occurs in a signal transmitted from the central station to the remote station and looped back to the central station.

15. A system as defined in claim 5, in which said means for determining said time difference at the central station is comprised of a 3 bit shift register, means for applying the received signal to the shift register, means for clocking the shift register at 4 times the bit rate of said received signal, means for comparing the bit status in the second bit position of the shift register with the binary bit status in the first and third bit positions of the shift register, first and second comparing means for comparing differences between bits in the second and first bit positions and between bits in the second and first bit position respectively of said shift register at said 4 times the bit rate, for designating the late or early phase difference between bits in transmitted and received digital data signals at the central office in 1/4 bit increments, each count unit designating a 1/4 bit increment, whereby said instruction signal can be established to cause the remote station to vary its time of transmission by 1/4 bit increments to synchronize said transmitted and received bits at the central station to within 1/4 bit.

16. A system as defined in claim 15, in which each frame is comprised of a plurality of time slots, each time slot being comprised of a plurality of bits, said bit occurring at a designated bit position within a designated time slot.

17. A system as defined in claim 5, 15 or 16, in which the transmitted and received bits are substantially in phase at the central station, said means for determining said time difference comprising means for transmitting a predetermined digital signal to said remote station, means at the remote station for looping said predetermined signal back to the central station, means at the central station for comparing the time of transmission of said predetermined signal with the time of reception of the predetermined signal from the remote station, to establish said time difference.

18. A system as defined in claim 5, 15 or 16, in which the transmitted and received bits are substantially in phase, in which each frame includes a frame synchronization bit arriving at a designated time in each frame, groups of frame synchronization bits forming repetitively cycling frame bit patterns transmitted by the central station, means at the remote station for looping the frame bit pattern back to the cental station, means at the central station for comparing the transmitted frame bit pattern with the received frame bit pattern, a counter clocked with each transmitted frame bit, connected to the comparing means for counting each time a transmitted and received frame bit is different, whereby said instruction signal can be established to cause said remote station to vary its time of transmission of each frame by one bit each time said counter registers a count.

19. A system as defined in claim 5, 15 or 16, in which the transmitted and received bits are substantially in phase, in which each frame includes a frame synchronization bit arriving at a designated time in each frame, groups of frame synchronization bits forming repetitively cycling frame bit patterns transmitted by the central station, means at the remote station for looping the frame bit pattern back to the central station, means at the central station for comparing the transmitted frame bit pattern with the received frame bit pattern, a first counter clocked with each transmitted frame bit, connected to the comparing means for counting each time a transmitted and received frame bit is different, means for clocking the first counter by a frame bit pattern sampling signal, a second counter for storing a digital designation of the number of a bit from the beginning of a frame to be applied to the first counter in each received frame for comparison with the transmitted frame bit, means for generating a pulse comprising the frame bit pattern sampling signal each time the number of a received bit from the beginning of each frame matches the number stored in the second counter, means for sequentially increasing the number stored in the second counter each time the first counter registers a count, whereby the number stored in the second counter when the first counter registers no counts over the period of at least one frame bit pattern is designative of the frame time difference.

20. A system as defined in claim 5, in which said means for determining said time difference is comprised of means for comparing the phase difference between transmitted and received bits at the central station for establishing said instruction signal for transmission to the remote station to cause it to vary its time of transmission to bring said transmitted and received bits at the central station substantially into phase, and further means for comparing the number of bits of phase difference between transmitted and received frames which are in substantial bit phase for establishing a further said instruction signal for transmission to the remote station to cause it to vary its time of transmission by said number of bits to cause it to vary its time of transmission to bring said transmitted and received frames and bits into substantial synchronization at the central station.

21. A system as defined in claim 8, 15 or 20, in which each remote station includes a memory, menas for applying data signals to the memory, means for generating a write address signal for addressing the memory whereby the data signals are written into the memory, means for registering said signal representative of said count, means for generating a read address signal offset from the write address by said signal representative of said count, and means for addressing the memory with the read addres signal whereby the data stored in the memory is read out for transmission to the central control.

22. A system as defined in claim 15, in which each remote station is comprised of a digital memory adapted to store data signals input thereto, cycling counter means for generating address signals, adder means having a first plurality of inputs connected to the ouptput of the counter means and having a plurality of outputs connected to the address inputs of the memory, a plurality of latches adapted to store a data signal corresponding to said count reached by the central control counter, the outputs of the latches being connected via a corresponding plurality of gates to a second plurality of data output terminals, means for enabling the write control of the memory and the adder means to apply the address signal applied thereto by the counter to the address terminals of the memory whereby data signals applied thereto are written and are stored therein, and means for enabling said gates whereby the data signal stored in the plurality of latches is applied to the adder means for causing the address signals applied to the memory to be the sum of the data signal applied from the cycling counter and the data signal stored in the plurality of latches, whereby the data signals are progressively stored at first sequential memory locations of the memory and are progressively read out of the memory from second sequential memory locations offset from the first sequential memory locations by the data signal stored in the plurality of latches.

23. A system as defined in claim 22, further including a second plurality of latches connected to the data output terminals of the memory, for storing the output data therefrom, a clock input to the second plurality of latches for clocking the data out from the latches to a data output bus, a plurality of clock sources each having a phase different from each other and means for connecting one of the clock sources to the clock input of the second plurality of latches whereby the phase of the data signal stored in the second plurality of latches applied to the data output bus is controlled.

24. A system as defined in claim 23, in which the phase difference of each of the plurality of clock sources is 1/4 bit.

25. A digital transmission system comprising a central station and a plurality of remote stations, each station including means for transmitting and receiving digital data signal in a sequence of frames, transmission means arranged between said central station and each of said remote stations and causing a variable inherent delay therebetween dependent upon the location of the respective remote station, the central station including means for transmitting a first signal to a chosen one of said remote stations and for receiving a signal therefrom dependent on the first signal and means for producing from said first signal and said received signal a delay signal representative of the inherent delay relative to the chosen remote station and for transmitting said delay signal to said remote station, and each remote station including means for receiving and storing said delay signal, means for synchronizing a nominal time of transmission of the transmission means of said remote station with data signals received from said central station and means for advancing the actual time of transmission of the transmission means relative to said nominal time in dependence upon said stored delay.

26. A digital transmission system comprising a central station and a plurality of remote stations, each station including means for transmitting and receiving digital data in a sequence of frames, tree-type transmission means arranged from said central station to each of said remote stations effectively sequentially and causing a variable inherent delay between the central station and each of the remote stations dependent upon the location of the respective remote station on the transmission means, the central station including means for transmitting a first signal to each of said remote stations chosen in turn and for receiving a signal therefrom dependent on the first signal and means for producing from said first signal and said received signal a delay signal respresentative of the inherent delay relative to the chosen remote station and for transmitting said delay signal to said remote station, and each remote station including means for receiving and storing said delay signal, means for synchronizing a nominal time of transmission of the transmission means of said remote station with data signals received from said central station and means for advancing the actual time of transmission of the transmission means relative to said nominal time in dependence upon said stored delay.