Multi-frequency busy signal synthesizing circuitry

• US 4,421,952 A
• Filed: 10/16/1981
• Issued: 12/20/1983
• Est. Priority Date: 10/16/1981
• Status: Expired due to Fees

• Current Assignee: Motorola, Inc. (Motorola Solutions, Inc.)
• Original Assignee: Motorola, Inc. (Motorola Solutions, Inc.)
• Inventors: Barnes, Michael F.
• Primary Examiner(s): Rubinson, G. Z.
• Assistant Examiner(s): Schroeder, L. C.
• Application Number:
  US06/311,832
• Time in Patent Office: 795 Days
• Field of Search: 179/2 EA, 179/90 B, 179/90 K, 179/84 UF, 340/384 G, 328/25
• US Class Current: 455/463
• CPC Class Codes: H03K 23/667 by switching the base during a counting cycle

Abstract

Circuitry for synthesizing a busy or reorder tone comprised of a first tone having a frequency of 770 Hz and a second tone having a frequency of 1150 Hz is described. The inventive synthesizing circuitry requires only one clock oscillator, whose output is coupled to a programmable divider. The programmable divider is switched between two divisor numbers at a frequency that is substantially one-half of a frequency selected from a predetermined range of frequencies substantially midway between 770 Hz and 1150 Hz. In the preferred embodiment, the programmable divider output is switched between frequencies of 1250 Hz and 883.3 Hz at a 500 Hz rate. The programmable divider output is then interrupted at a 2 Hz rate to provide the synthesized busy signal. The inventive synthesizing circuitry may be advantageously utilized in mobile or portable radios for providing a busy signal that sounds essentially identical to a fast busy or reorder tone comprised of two tones.

Claims

1. Circuitry for synthesizing a tone output signal that approximates a multi-frequency signal comprised of a first tone having a first predetermined frequency and a second tone having a second predetermined frequency, said synthesizing circuitry comprising:

a signal source for generating a clock signal having a predetermined frequency that is greater than said first predetermined frequency and said second predetermined frequency;

means for generating a control signal alternately having first and second states at a frequency that is substantially one-half of a frequency selected from a predetermined range of frequencies substantially midway between said first predetermined frequency and said second predetermined frequency; and

means coupled to the clock signal source and generating means for dividing the clock signal by a first number in response to the first state of the control signal to produce the tone output signal having a first frequency greater than said first predetermined frequency and by a second number in response to the second state of the control signal to produce the tone output signal having a second frequency that is greater than said second predetermined frequency.

2. The synthesizing circuitry according to claim 1, further including:

output signal utilization means;

second means for generating a second control signal alternately having first and second states at a predetermined frequency.

switching means for coupling the tone output signal to the output signal utilization means in responses to a first state of a second control signal and decoupling the tone output signal from the output signal utilization means in response to a second state of the second control signal.

3. The synthesizing circuitry according to claim 2, further adapted for use in a radio for synthesizing a busy signal, said output signal utilization means comprising a handset having a speaker and microphone coupled to the radio, said radiotelephone operable on at least one radio channel and generating a busy enable signal when the radio channel is in use by another radio, and said second generating means responsive to the busy enable signal for generating the second control signal.

4. The synthesizing circuitry according to claim 2 or 3, wherein said first tone has a frequency of 770 Hertz and said second tone has a frequency of 1150 Hertz, and wherein said range of frequencies extends from 800 Hertz to 1000 Hertz.

5. The synthesizing circuitry according to claim 4, wherein said first generating means includes second dividing means coupled to the clock signal source for dividing the clock signal by a predetermined number to provide the first control signal, and wherein said second generating means includes third dividing means coupled to the clock signal source for dividing the clock signal by a predetermined number to provide the second control signal.

6. The synthesizing circuitry according to claim 5, wherein said clock signal has a frequency of 30,000 Hertz, said first number of said first dividing means is 24, said second number of said first dividing means is 36, said predetermined number of said second dividing means is 60, and said predetermined number of said second dividing means is 250.

7. A method for synthesizing a tone output signal that approximates a multi-frequency signal comprised of a first tone having a first predetermined frequency and a second tone having a second predetermined frequency, said method comprising the steps of:

(a) generating a clock signal having a frequency that is greater than said first predetermined frequency and said second predetermined frequency;

(b) generating a control signal alternately having first and second states at a frequency that is substantially one-half of a frequency selected from a predetermined range of frequencies substantially midway between said first predetermined frequency and said second predetermined frequency; and

(c) dividing the clock signal by a first number in response to the first state of the control signal to produce the tone output signal having a first frequency greater than said first predetermined frequency and by a second number in response to the second state of the control signal to produce the tone output signal having a second frequency that is greater than said second predetermined frequency.

8. The method according to claim 7, further including the steps of:

(d) generating a second control signal alternately having first and second states at a predetermined frequency; and

(e) coupling the tone output signal to output signal utilization means in response to the first state of the second control signal and decoupling the tone output signal from the output signal utilization means in response to the second state of the second control signal.