Battery reversal protection
First Claim
1. A polarity reversal protection circuit connectable between a pair of source lines and a pair of load lines comprising:
- first and second field-effect transistors of a first channel type having their source-drain paths connected in series across said source lines; and
,third and fourth field-effect transistors of a second channel type having their source-drain paths connected in series across said source lines and in parallel with the source-drain paths of said first and second transistors; and
,wherein the gate electrodes of said first and third transistors are directly coupled together and to only one of said source lines and the gate electrodes of said second and fourth transistors are directly coupled together and to only the other of said source lines; and
,one of said load lines is connected to the junction point of the drains of said first and second transistors; and
,the other of said load lines is connected to the junction point of the drains of said third and fourth transistors.
1 Assignment
0 Petitions
Accused Products
Abstract
A semiconductor circuit for protecting battery powered electronic devices from damage due to polarity reversal. A metal oxide semiconductor is employed in series with the power source to switch the power input as appropriate. A first embodiment simply disables the power source input upon improper polarity. A second embodiment actually reverses the effective polarity to the load. Because the source-to-drain impedance of the metal oxide semiconductor device is resistive, a number of protection devices may be used in parallel to achieve an arbitrarily low voltage drop between power source and load for a given current drain.
-
Citations
1 Claim
-
1. A polarity reversal protection circuit connectable between a pair of source lines and a pair of load lines comprising:
-
first and second field-effect transistors of a first channel type having their source-drain paths connected in series across said source lines; and
,third and fourth field-effect transistors of a second channel type having their source-drain paths connected in series across said source lines and in parallel with the source-drain paths of said first and second transistors; and
,wherein the gate electrodes of said first and third transistors are directly coupled together and to only one of said source lines and the gate electrodes of said second and fourth transistors are directly coupled together and to only the other of said source lines; and
,one of said load lines is connected to the junction point of the drains of said first and second transistors; and
,the other of said load lines is connected to the junction point of the drains of said third and fourth transistors.
-
Specification