×

Apparatus for monitoring a plurality of operations

  • US 4,432,064 A
  • Filed: 10/27/1980
  • Issued: 02/14/1984
  • Est. Priority Date: 10/27/1980
  • Status: Expired due to Term
First Claim
Patent Images

1. A system for monitoring a plurality of operations, comprising:

  • first input means for detecting a first physical condition identified with a first operation of said plurality of operations and for converting said first condition into a first electrical input signal;

    first microcomputer means, responsive to said first electrical input signal, for producing a first output signal electrically representing information about said first physical condition, said first microcomputer means including;

    first electronic microprocessor means;

    first electronic memory means;

    first input signal conditioning means for transforming said first electrical input signal into a digital signal usable by said first microprocessor means;

    first priority control means for establishing priority control commands for said first microprocessor means; and

    first bus means for providing communication links between said first microprocessor means, said first memory means, said first input signal conditioning means and said first priority control means;

    first output means for displaying said first output signal in a humanly understandable form;

    second input means for detecting a second physical condition identified with a second operation of said plurality of operations and for converting said second condition into a second electrical input signal;

    second microcomputer means, responsive to said second electrical input signal, for producing a second output signal electrically representing information about said second physical condition, said second microcomputer means including;

    second electronic microprocessor means;

    second electronic memory means;

    second input signal conditioning means for transforming said second electrical input signal into a digital signal usable by said second microprocessor means;

    second priority control means for establishing priority control commands for said second microprocessor means; and

    second bus means for providing communication links between said second microprocessor means, said second memory means, said second input signal conditioning means and said second priority control means;

    second output means for displaying said second output signal in a humanly understandable form;

    master microcomputer means for handling information transfers between said first and second microcomputer means; and

    communication interface means for providing a first communication path between said master microcomputer means and said first microcomputer means and for providing a second communication path between said master microcomputer means and said second microcomputer means.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×