Programmable frequency ratio synchronous parallel-to-serial data converter

• US 4,445,215 A
• Filed: 03/05/1982
• Issued: 04/24/1984
• Est. Priority Date: 03/05/1982
• Status: Expired due to Term

• Current Assignee: Ampex Corporation (Delta Information Systems, Inc.)
• Original Assignee: Ampex Corporation (Delta Information Systems, Inc.)
• Inventors: Svendsen, Gordon D.
• Primary Examiner(s): Olms, Douglas W.
• Application Number:
  US06/355,283
• Time in Patent Office: 781 Days
• Field of Search: 370/100, 370/112, 328/104, 328/34
• US Class Current: 370/517
• CPC Class Codes: H03M 9/00 Parallel/series conversion or vice versa digital stores in which the information is moved stepwise per se G11C19/00

Abstract

A parallel-to-serial converter for synchronously converting parallel data transferred by one or more parallel data channels into corresponding serial data streams having respectively programmable frequency ratios of the serial output data bits.

Claims

1. A parallel-to-serial data converter circuit for synchronously converting parallel data bits into corresponding serial databits, said circuit having one or more data conversion channels and receiving a parallel clock signal having a frequency corresponding to and synchronous with that of the parallel data bits, each channel receiving a serial clock signal having an integral number multiple frequency with respect to said parallel clock signal and synchronous therewith said integral number corresponding to a number of parallel bits received by that particular channel or to an integral multiple of said number of parallel bits, respectively, each channel respectively comprising:

a storage means coupled to receive and store said number of parallel data bits and having an output coupled to apply thereto said stored bits in response to a first control signal;

a parallel-to-serial data encoder means having an input coupled to said output of said storage means for receiving said parallel data bits therefrom and to provide synchronously therewith a corresponding serial output data stream;

a programmable frequency ratio control means coupled to receive said serial clock signal and to provide synchronously therewith a respective second control signal having a frequency corresponding to said received clock signal, said control signal being coupled to said data encoder means to control the frequency and sequence of encoding said parallel data of that respective channel into a corresponding serial data stream; and

said data converter circuit further comprising a synchronization circuit which is common to all said channels and is coupled to receive one said serial clock signal and to provide synchronously therewith said first control signal coupled to a control input of each said storage means, said first control signal having a frequency corresponding to that of said parallel clock signal and synchronous therewith, said synchronization circuit being further coupled to receive a synchronizing signal having an integral frequency ratio with respect to said parallel clock signal and synchronous therewith and to provide a third control signal applied to synchronize said programmable frequency ratio control means of each said channel respectively, said third control signal having a frequency corresponding to that of said synchronizing signal received by said synchronization circuit and being synchronous therewith.

2. The circuit of claim 1 wherein said programmable frequency ratio control means of each channel comprises a presettable frequency divider means having a frequency division ratio respectively preset to correspond to said number of parallel bits received by that particular channel and wherein said second control signal provided by each said frequency divider means is a recurrently changing binary count determined by said preset division ratio thereof.

3. The circuit of claim 1 wherein a selected data conversion channel is coupled to receive a serial clock signal having a frequency equal to twice the number of parallel bits received by that channel to obtain from said parallel-to-serial data encoder means of that channel a corresponding synchronous serial output data bit stream having a frequency corresponding to that of said serial clock signal and in which the sequence of each group of serial bits corresponding to the number of received parallel bits occurs twice during each parallel clock cycle.

4. A circuit for synchronously converting parallel data received by one or more parallel data channels into corresponding serial data streams, said circuit receiving a parallel clock signal having a frequency corresponding to that of the parallel data bits and synchronous therewith, each channel receiving a serial clock signal having an integral number multiple frequency with respect to said parallel clock signal and synchronous therewith, said integral number corresponding to a number of parallel bits received by that particular channel or to an integral multiple of said number of parallel bits, respectively, each channel respectively comprising:

a storage means having an input coupled to receive and store a said number of parallel data bits and having an output coupled to apply thereto said stored parallel bits in response to a first common control signal received by each said storage means;

a parallel-to-serial data encoder means having an input coupled to said output of said storage means for receiving said parallel data bits therefrom and having an output coupled to apply thereto said received parallel bits in the form of a serial output bit stream having a frequency and sequence determined by a respective second control signal received by said encoder means;

a presettable frequency divider means having an input coupled to receive said serial clock signal and being preset to have a frequency division ratio corresponding to said number of parallel data bits received by that particular channel, said frequency divider means having an output coupled to provide said second control signal as a recurrent binary count corresponding to said preset division ratio and having a frequency corresponding to said received serial clock signal;

said data converting circuit further comprises a common synchronization circuit for all said channels having a first and a second synchronization means said first synchronization means being coupled to receive an output signal of a selected one of said presettable frequency divider means for providing said first common control signal having a frequency corresponding to the ratio preset by said frequency divider means with respect to a serial clock signal received thereby and synchronously therewith and, said first control signal being commonly applied to the respective storage means of all said channels, and said second synchronization means being coupled to receive said serial clock signal and a synchronizing signal having an integral frequency ratio with respect to said parallel clock signal and synchronous therewith, said second synchronization means being coupled to provide a third control signal having a frequency corresponding to that of said received synchronizing signal and being applied to synchronize said respective presettable frequency divider means of each said channel, respectively.

5. The circuit of claim 4 wherein said first synchronization means comprises a first delay and gating means having an input coupled to receive said output signal as a terminal count from said selected presettable frequency divider means and having a clock input coupled to receive that serial clock signal which is also received by said selected frequency divider means, said first delay and gating means being coupled to provide said first control signal as an output pulse having a length substantially corresponding to one cycle of said serial clock signal and synchronous therewith.

6. The circuit of claim 4 wherein said second synchronization circuit comprises:

a second delay and gating means having respective inputs for receiving said synchronizing signal and said serial clock signal and having an output providing an output pulse having a length substantially corresponding to one cycle of said received serial clock signal and a frequency corresponding to that of said synchronizing signal; and

a shift register means having an input coupled to said output of said second delay and gating means and a clock input for receiving said serial clock signal, said shift register means coupled to delay said output pulse provided by said second delay and gating means by one clock cycle at each subsequent serial clock signal to provide said third control signal as an output pulse having its middle substantially coincident with the beginning of the parallel clock cycle.

7. The circuit of claim 4 wherein said programmable ratio frequency divider means comprises a presettable binary counter means, respectively, and a means for presetting the count provided by each said counter means to obtain a desired frequency division ratio provided by said frequency divider means.

8. The circuit of claim 4 wherein said means for presetting said count are programmable switches.

9. A parallel-to-serial data converter circuit for synchronously converting parallel data bits into corresponding serial data bits, said circuit having one or more data conversion channels and receiving a parallel clock signal having a frequency corresponding to and synchronous with that of said parallel data bits, each channel receiving a serial clock signal having an integral number multiple frequency with respect to said parallel clock signal and synchronous therewith, said integral number of corresponding to a number of parallel bits received by that particular channel or to an integral number multiple of said number of parallel bits, respectively, each channel respectively comprising:

a storage means having a number of inputs each coupled to receive one said parallel data bit and having a number of outputs corresponding to said inputs, said storage means being coupled to apply said stored parallel data bits to said outputs, respectively, in response to a first common control signal received simultaneously by said storage means of all said channels;

a parallel-to-serial data encoder means having a number of inputs each coupled to one said output of said storage means, said encoder means having a control input coupled to receive a respective second control signal for controlling the frequency and the sequence of encoding said parallel data bits obtained by said respective inputs of said encoder means into said serial data bits respectively provided by an output of said encoder means of each said channel;

a presettable frequency divider means having an input coupled to receive said serial clock signal and whose division ratio is set to correspond to the number of parallel bits received by that particular channel, said divider means being coupled to provide said second control signal as a recurring binary count equal to said set division ratio and having a frequency corresponding to said serial clock signal received by the divider means;

said data converter circuit further comprising a first and a second synchronization means common to all said channels;

said first synchronization means having an input coupled to receive a terminal count from a selected one of said presettable frequency divider means and having an output coupled to provide said first synchronization signal having a frequency corresponding to that of said terminal count; and

said second synchronization means having a first input coupled to receive said serial clock signal received by said selected presettable frequency divider means and having a second input coupled to receive a synchronizing signal having an integral frequency ratio with respect to said parallel clock signal and synchronous therewith, said second synchronization means being coupled to provide a third control signal having a frequency corresponding to that of said received synchronizing signal, synchronous therewith and being applied to synchronize said presettable frequency divider means of each channel, respectively.

10. The circuit of claim 9 wherein said second synchronization means comprises a delay and gating means having respective inputs for receiving said synchronizing signal and said serial clock signal and having an output providing an output pulse having a length substantially corresponding to one cycle of said received serial clock signal and a frequency corresponding to that of said synchronizing signal;

and

a shift register means having an input coupled to said output of said delay and gating means and a clock input for receiving said serial clock signal, said shift register means coupled to delay said output pulse provided by said first delay and gating means by a number of serial clock cycles which number corresponds to the frequency ratio preset by said selected presettable divider means, to provide said third control signal as a pulse having its middle substantially coincident with the beginning of the parallel clock cycle.

11. The circuit of claim 10 further comprising a programmable switch means programmed to provide an output signal corresponding to a selected binary count and coupled to said selected presettable frequency divider means to preset a desired frequency ratio thereof, said output of said switch means being also coupled to said shift register means for selecting an output signal therefrom having a delay equal to a number of said serial clock cycles corresponding to said preset ratio.