Method and apparatus for operating a microprocessor in synchronism with a video signal
First Claim
1. In a television receiver, including a source of video signals including synchronizing signal components, and a synchronizing signal separator circuit responsive to said video signals for producing separated horizontal line rate synchronizing signals, apparatus comprising:
- a microprocessor having a clock input for receiving a clock signal, a data input coupled to receive said synchronizing signals, and an output at which a control signal is produced, said microprocessor being capable of executing a program of instructions, the execution of an instruction cycle taking a given number of clock signal cycles;
means having an input coupled to receive said synchronizing signals and an output for producing a clock signal which is substantially aligned in phase with said synchronizing signals;
means for coupling said output of said clock signal producing means to said clock input of said microprocessor, the frequency of said clock signal being chosen as an integer multiple of said horizontal line rate for enabling said microprocessor to execute an integer number of instruction cycles during a horizontal line interval to sample the state of said data input synchronously with said synchronizing signals; and
a signal utilization circuit coupled to said output of said microprocessor.
2 Assignments
0 Petitions
Accused Products
Abstract
A microprocessor is provided in a television receiver which is responsive to a clock signal phase locked to a recurrent signal component of a composite video signal, such as a horizontal line rate signal component. The clock signal frequency is chosen to be an integer multiple of the recurrent signal component and to enable the microprocessor to execute an integer number of uniform instruction cycles during an integer number of periods of the recurrent signal component. The execution of the instruction cycles is brought into a real time phase alignment with the recurrent signal component by causing the microprocessor to execute an instruction during a time interval which is greater than the time required to execute one of the uniform insturction cycles. The phase of subsequently executed uniform instruction cycles is shifted in this manner until signal sampling indicates that the desired phase relationship has been achieved.
-
Citations
18 Claims
-
1. In a television receiver, including a source of video signals including synchronizing signal components, and a synchronizing signal separator circuit responsive to said video signals for producing separated horizontal line rate synchronizing signals, apparatus comprising:
-
a microprocessor having a clock input for receiving a clock signal, a data input coupled to receive said synchronizing signals, and an output at which a control signal is produced, said microprocessor being capable of executing a program of instructions, the execution of an instruction cycle taking a given number of clock signal cycles; means having an input coupled to receive said synchronizing signals and an output for producing a clock signal which is substantially aligned in phase with said synchronizing signals; means for coupling said output of said clock signal producing means to said clock input of said microprocessor, the frequency of said clock signal being chosen as an integer multiple of said horizontal line rate for enabling said microprocessor to execute an integer number of instruction cycles during a horizontal line interval to sample the state of said data input synchronously with said synchronizing signals; and a signal utilization circuit coupled to said output of said microprocessor. - View Dependent Claims (2, 3, 4)
-
-
5. A method for aligning the timing of a microprocessor to synchronously sample a signal synchronously related to a video signal, comprising the steps of:
-
(a) producing a synchronizing signal in response to said video signal; (b) producing a clock signal in response to said synchronizing signal which exhibits a frequency which is a multiple of the frequency of said synchronizing signal and which is in substantial phase alignment therewith; (c) applying said clock signal and said signal synchronously related to a video signal to a clock port and an input port respectively, of said microprocessor; (d) programming said microprocessor to execute an integer number of instruction cycles during an integer number of periods of said synchronizing signal in response to said clock signal; and (e) sampling said synchronously related signal at said input port of said microprocessor, said sampling being performed synchronously with said synchronizing signal. - View Dependent Claims (6, 7, 8)
-
-
9. A method for aligning the timing of a microprocessor to a real time reference in a frame of a video signal comprising the steps of:
-
(a) producing a composite sync signal in response to said video signal; (b) producing a clock signal for said microprocessor in response to said video signal which is phase-locked to horizontal synchronizing signal components of said video signal; (c) programming said microprocessor to execute sampling instructions at intervals of half of one television line interval in response to said clock signal to sample said composite sync signal; (d) aligning said sampling instructions with the phase of the equalizing pulses of said composite sync signal so that said instructions sample said equalizing pulses when they occur; (e) sampling said composite sync signal at half-line intervals until pulses are detected by two consecutive samples, then (f) sampling said composite sync signal, after a period of eleven half-line intervals, for n consecutive samples during the time interval of a vertical sync pulse, where n is greater than one and less than or equal to the duration of a vertical sync pulse divided by the time between ones of said consecutive samples; and (g) where a synchronizing signal pulse is detected by the nth sample, identifying that sample as the last broad vertical pulse of an even-numbered video field, and (h) where a synchronizing signal pulse is not detected by the nth sample, identifying the first of said n samples as the first equalizing pulse following the vertical synchronizing pulse interval of an odd-numbered video field.
-
-
10. In a television receiver, including a source of video signals including synchronizing signal components, and a synchronizing signal separator circuit responsive to said video signals for producing separated synchronizing signals of a given frequency, apparatus comprising:
-
a microprocessor having a clock input for receiving a clock signal, said clock signal enabling said microprocessor to execute programmed instructions at a rate dependent upon the frequency of said clock signal; a sampling input of said microprocessor; means coupled to said source and to said sampling input for applying thereto a signal that is in synchronous relationship with said separated synchronizing signals; means having an input coupled to receive said synchronizing signals and an output for producing said clock signal which is substantially aligned in phase with said synchronizing signals and has a frequency which is substantially an integer multiple of said synchronizing signal frequency; and means for coupling said output of said clock signal producing means to said clock input of said microprocessor to permit said microprocessor to synchronously sample the synchronously related signal at said sampling input.
-
-
11. A television, line-synchronized, programmable microprocessor based, sampling system, comprising:
-
a source of a line-synchronized information signal repeating at a line frequency, including a horizontal sync signal; a microprocessor having a clock input for receiving a clock signal and capable of executing an instruction cycle upon application of a given number of cycles of said clock signal to said clock input, and having a data input for receiving said line-synchronized information signal, said microprocessor capable of sampling said line-synchronized information signal by executing an instruction which determines the state of said data input, and having a data output for providing a data signal based upon the sampling of said line-synchronized information signal; means for generating said clock signal; and means responsive to said line-synchronized information signal for aligning said clock signal with said horizontal sync signal, wherein the frequency of said clock signal is established at a multiple of the line frequency to enable the microprocessor to execute instructions that causes the same point of said line-synchronized signal to be sampled in different lines. - View Dependent Claims (12, 13, 14)
-
-
15. A line-synchronized programmable microprocessor for a television processing system, comprising:
-
a source of a line-synchronizing signal repeating at a line frequency; a microprocessor having a clock input for receiving a clock signal, said microprocessor capable of executing an instruction cycle upon application of a given number of cycles of said clock signal to said clock input; means for generating said clock signal; means responsive to said line-synchronizing signal and coupled to said clock signal generating means for synchronizing said clock signal with said line-synchronizing signal; a skip output, the state of which is under microprocessor instruction control; and means coupled to said clock signal generating means and responsive to the state of said skip output as controlled by the programming of said microprocessor for deleting the application of a cycle of said clock signal to adjust the phasing of the execution of said instruction cycle relative to said line-synchronizing signal. - View Dependent Claims (16, 17, 18)
-
Specification