Television circuit for use on signal recording and signal display, respectively

• US 4,473,844 A
• Filed: 08/27/1981
• Issued: 09/25/1984
• Est. Priority Date: 09/17/1980
• Status: Expired due to Fees

• Current Assignee: US Philips Corporation (Koninklijke Philips N.V.)
• Original Assignee: US Philips Corporation (Koninklijke Philips N.V.)
• Inventors: Klein, Johannes
• Primary Examiner(s): Murray, Richard
• Application Number:
  US06/296,657
• Time in Patent Office: 1,125 Days
• Field of Search: 358/163
• US Class Current: 348/251
• CPC Class Codes: H04N 23/81 for suppressing or minimising disturbance in the image signal generation

Abstract

Television circuit comprising a signal correction circuit which is active on signal recording and display, respectively, to obtain an optimum picture on display, and comprising a memory, memory-location (RC) containing correction information of which correspond to picture subregions (RC), each having their scanning lines (H1-H16), these subregions (RC) having been arranged in a matrix of rows and columns. According to the invention the memory comprises further memory locations (HOC) namely a first, further memory location (HOC1-HOC7) for each column of subregions, absolute correction information being present in each first further memory location for all subregions in the column and relative difference information being present in each memory location (R1C1-R19C7) corresponding to a subregion in the column, each relative difference information per subregion furnishing a correction information for each scanning line in the subregion which information is valid with respect to the preceding scanning line. At a linearity correction of, for example, the horizontal line scan a more or less vertical, shifted, curved information line 4 can be corrected to form a vertical, straight line 3 in the exact position, by means of, for example, an absolute correction from a point 4₁ to a point 3₁ and a relative difference correction over sixteen scanning lines H, across the distance difference in the direction of line scan between the points 4₁ and 4₂, 4₂ and 4₃, etc.

Claims

1. A television circuit for use on signal recording and display, respectively, the circuit comprising a signal correction circuit for obtaining an optimum picture on display, corrections being made in subregions arranged in columns and rows, of a picture which corresponds with a scene to be recorded and displayed, this picture being converted, on signal recording as a potential image, into a picture signal by means of a line-by-line and field-by-field scan and being formed on signal display by means of the picture signal by means of a line-by-line and field-by-field scan, respectively, the television circuit including a memory whose memory locations containing correction information correspond to the sub-regions which each have their scanning lines, the memory being connected to the signal correction circuit by means of a correction-information carrying output, characterized in that in addition to the memory locations containing the signal correction information for the subregions of the picture, the memory comprises further memory locations, namely a first further memory location for each column of subregions, each first further memory location containing absolute correction information for all subregions in the column and relative difference information being present in each said memory location corresponding with a subregion in the column, each relative difference information providing, for each subregion, a correction information for each scanning line in the subregion, which is valid with respect to the preceding scanning line.

2. A television circuit as claimed in claim 1, characterized in that the information present in said first further memory locations of the memory, includes a code word having a number of bits which is larger than the number of bits of the code words in the memory locations corresponding with the subregions.

3. A television circuit as claimed in claim 2, characterized in that the code word in the said first further memory locations has eight bits and the code words in the memory locations corresponding with the subregions have five bits, one bit being used for addition and subtraction and four bits for the correction value.

4. A television circuit as claimed in any of the preceding claims, characterized in that subregions in a column comprises a number of scanning lines in the order of magnitude of sixteen.

5. A television circuit as claimed in claim 1, the correction circuit being provided with shift registers which are connectable to the information output of the memory for periodically storing the correction information, characterized in that for storing the absolute information and the relative difference information, a first and a second input shift register, respectively, are provided, each having a number of parallel outputs which correspond to the number of bits with which the correction information is provided by the memory, the parallel outputs of the first and second input shift registers, respectively, being coupled to inputs of respective first groups of inputs of a first and second change-over device, respectively, the changeover devices having respective second groups of inputs and respective groups of outputs, the groups of outputs of the first and second change-over devices being connected, respectively, to a first and a second group of inputs of an adder circuit having a group of outputs, the groups of outputs of the adder circuit and of the second change-over device, respectively, being connected to second groups of inputs of the first and second change-over devices, respectively, via a first and a second memory shift register, respectively, while the group of outputs of the first change-over device are further coupled to an output of the correction circuit.

6. A television circuit as claimed in claim 5, characterized in that a portion of outputs of the group of outputs of the first change-over device having the most significant bits (MSB) are connected to the said output of the correction circuit via a parallel-in, series-out output shift register and a digital-to-analog converter.

7. A television circuit as claimed in claim 5 or claim 6, characterized in that of the first group (23) of inputs of the first change-over device, (23) a number of inputs having the least significant bits are connected to a terminal which carries a voltage corresponding to the logic zero, a number of corresponding outputs of the first change-over device being connected to a number of inputs of the adder circuit, which has associated adder inputs which are coupled to outputs of the second memory shift register via the second change-over device.

8. A television circuit as claimed in claim 5, characterized in that the parallel outputs of the first and second input shift register, respectively, are coupled to inputs of the first groups of inputs of the first and second change-over devices, respectively, via a first and a second buffer register, respectively.

9. A television circuit as claimed in claim 5, characterized in that the first input shift register is connected to the second input shift register via a by-passing switching device during each field period, the by-pass not being present during the sequential supply of relative difference information and absolute information and being present during the periodic supply of only relative difference information.

10. A television circuit as claimed in claim 1, the circuit comprising a time signal generator having inputs for receiving a clock pulse signal and a line and field pulse synchronizing signal and having outputs for supplying periodically occurring time signals, characterized in that the time signal generator comprises a resettable clock pulse counting circuit having a series-in, parallel-out shift register which has a clock pulse signal input (C), a reset input (R) and a data input, the data input being coupled to a register output via a first flip-flop and the reset input (R), which is connected to a set input (S) of said first flip-flop, being connected to an output (Q) of a second flip-flop for supplying a set-reset signal of line frequency when the line pulse synchronizing signal is applied to a clock input (C) and an internal signal of line frequency is applied to a reset input (R) of the second flip-flop, which internal signal of the line frequency is produced by logic circuits from output signals of the series-in, parallel-out shift register.

11. A television circuit as claimed in claim 10, characterized in that the time signal generator further comprises a resettable, periodic, binary line counting circuit having a clock input (C) for receiving said internal line signal of the line frequency and having a reset input (R) which is connected to an output (Q) of a third flip-flop having a preparatory input (D) for receiving the field pulse synchronizing signal and a clock input (C) for receiving the line pulse synchronizing signal, the flip-flop output (Q) having for its function to supply a reset signal which has a duration of several line periods and which exceeds the field synchronizing pulse.

12. A television circuit as claimed in claim 11, characterized in that the time signal generator further comprises a logic gate an input of which is connected to an output (Q) of said third flip-flop for supplying, with a blocking polarity, a signal which corresponds to said signal of the duration of several line periods, the gate output of the logic gate being connected to the clock input (C) of said second flip-flop, this gate having a further input for receiving the line pulse synchronizing signal.

13. A television circuit as claimed in claim 10, 11 or 12, characterized in that the time signal generator further comprises a resettable, decade, line pulse counting circuit which has a clock input (C) for receiving the line pulse synchronizing signal, a reset input (R) for receiving the field pulse synchronizing signal with an enabling polarity for the field synchronizing pulse of the duration of several line periods, and a plurality of outputs, a first output being connected to a clock input (C) of a fourth flip-flop, via an inverter and a further output being connected to a reset input (R) of flip-flop.

14. A television circuit as claimed in claim 13, characterized in that the circuit comprises several signal correction circuits which are arranged in series and connected to the information output of the memory, the last signal correction circuit in the series circuit applying an enabling signal to an enable connection line to the memory after full reception of the correction information.

15. A television circuit as claimed in claim 14, characterized in that in each of the signal correction circuits the outputs of said binary line pulse counting circuit and an output of said fourth flip-flop are connected via an OR-gate to an input of an AND-gate which has a further input and an output, which are connected to an incoming and outgoing enable connecton line, respectively.

16. A television circuit as claimed in claim 1, characterized in that the circuit comprises several signal correction circuits which are arranged in series and connected to the information output of the memory, the last signal correction circuit in the series circuit applying an enabling signal to an enable connection line to the memory after full reception of the correction information.