High repetition rate transient recorder with automatic integration

• US 4,490,806 A
• Filed: 06/04/1982
• Issued: 12/25/1984
• Est. Priority Date: 06/04/1982
• Status: Expired due to Term

• Current Assignee: Michigan State University
• Original Assignee: Research Corporation
• Inventors: Enke, Christie G., Holland, John F., Newcome, Bruce H.
• Primary Examiner(s): Malzahn, David H.
• Application Number:
  US06/385,115
• Time in Patent Office: 935 Days
• Field of Search: 364/734, 364/733, 364/736, 364/768, 364/575
• US Class Current: 708/445
• CPC Class Codes: G01R 13/06 Modifications for recording transient disturbances, e.g. by starting or accelerating a recording medium
• CPC Class Codes: G01R 13/32 Circuits for displaying non-recurrent functions such as transients; Circuits for triggering; Circuits for synchronisation; Circuits for time-base expansion
• CPC Class Codes: H01J 49/0036 Step by step routines describing the handling of the data generated during a measurement

Abstract

A system for high speed acquisition and storage of data from transient electrical signal waveforms sampled in time at a multiplicity of points, and where it is desired to collect and store data in real time in a mass storage unit, but where the data rate is in excess of the apparent rate at which data can be transferred to mass storage. The overall system employs two levels of data reduction, the first being digital integration (summation) and the second being data processing. In the digital summation section memory read and write cycles overlap for higher speed. In one embodiment, a charge-coupled device is employed as an input element to reduce the data rate prior to subsequent digital processing. The system is capable of recording all the intensities of all transients continuously without loss of data significance.

Claims

1. A high speed data acquisition system for processing input data values representative of the magnitude of sequential, substantially repetitive transient signal waveforms, sampled for each occurrence at a plurality of sample points in time, comprising a data summation system for summing the data values in a predetermined number of individual time-resolved time bins over a number of sequential transient signal waveforms, with each time bin corresponding to a sample point, including a plurality of data summation subsystems arranged in parallel channels to each other, means for directing input data values to one data summation subsystem at a time and sequentially to all of the data summation subsystems such that each parallel channel data summation subsystem receives and stores input data values in a repetitive sequence, each parallel data summation subsystem including at least first and second parallel data summation subcircuits, each having a memory bank therein, and input switching means for directing the input data values associated with sequential transient waveforms first to all of said first parallel data summation subcircuits for a given number of input transient signal waveforms such that a given number of transient waveforms are summed and stored in the first parallel data summation subscircuits in data summing operations, and said input switching means next directing the input data values associated with sequential transient waveforms to all of said second parallel data summation subcircuits for a given number of input transient signal waveforms such that a given number of transient waveforms are next summed and stored in the second parallel data summation subcircuits in data summing operations, whereby the first and second parallel data summation subcircuits alternately receive and sum input data values.

2. A high speed data acquisition system as claimed in claim 1, wherein said data summation system operates in real time on real time input data values of repetitive transient signal waveforms.

3. A high speed data acquisition system as claimed in claim 1, wherein said data summation system operates continuously on continuously supplied input data values of repetitive transient signal waveforms.

4. A high speed data acquisition system as claimed in claim 3, each parallel data summation subsystem including a third, common parallel data summation subcircuit having a memory bank therein, said third parallel data summation subcircuit being paired in sequence with each of the first and second data summation subcircuits while each of the first and second data summation subcircuits is being utilized in a data summing operation.

5. A high speed data acquisition system as claimed in claim 4, each data summation subsystem further including output switching means for outputting the summed data values from one of said first or second data summation subcircuits while the other of said first or second data summation subcircuits is receiving input data values from said input switching means in a data summing operation.

6. A high data speed acquisition system as claimed in claim 5, further including a data reduction system, coupled to all of said output switching means of all of said data summation subsystems, for compacting the summed data in real time, and a mass storage unit for receiving compacted data in real time.

7. A high speed data acquisition system as claimed in claim 6, each parallel data summation subsystem including:

a. a strobed input latch for latching therein, upon receipt of a strobe signal, an input data value, and said means for directing input data values directs strobe signals sequentially to the input latches in all of the data summation subsystems to sequentially direct input data values to all of the data summation subsystems;

b. each data summation subcircuit including;

i. an adder with a pair of inputs, one adder input being connected to receive data from said input latch,

ii. an intermediate data latch connected to the adder for temporarily storing the output of said adder, and

iii. said memory bank having individual memory locations corresponding to individual time bins, said memory bank being connected to said intermediate data latch for receiving data to be stored;

c. the other adder input of each of the first and second summation subcircuits being connected to receive data from the memory of the common third summation subcircuit; and

d. said input switching means comprising an input multiplexer having its output coupled to the other adder input of said third common summation subcircuit, said input multiplexer being coupled to the memory outputs of said first and second summation subcircuits.

8. A high speed data acquisition system as claimed in claim 7, said output switching means in each data summation subsystem including an output multiplexer for reading out completed summation data from the memory of whichever one of the first and second summation subcircuits is not then coupled by said input multiplexer to the input of the adder of the third summation subcircuit subsystem.

9. A high speed data acquisition system as claimed in claim 8, including an input analog-to-digital converter for receiving analog input data values representative of the magnitude of each said sample data point in time and for converting the analog input data values to digital input data values which are coupled to said means for directing input data values.

10. A high speed data acquisition system as claimed in claim 1, each data summation subsystem further including output switching means for outputting the summed data values from one of said first or second data summation subcircuits while the other of said first or second data summation subcircuits is receiving input data values from said input switching means in a data summing operation.

11. A high speed acquisition system as claimed in claim 10, further including a data reduction system, coupled to all of said output switching means of all of said data summation subsystems, for compacting the summed data in real time, and a mass storage unit for receiving compacted data in real time.

12. A high speed data acquisition system as claimed in claim 10, each parallel data summation subsystem including:

a. a strobed input latch for latching therein, upon receipt of a strobe signal, an input data value, and said means for directing input data values directs strobe signals sequentially to the input latches in all of the data summation subsystems to sequentially direct input data values to all of the data summation subsystems;

b. a third, common summation subcircuit having a memory bank therein which is paired with each of the first and second summation subcircuits in data summing operations, each data summation subcircuit including;

i. an adder with a pair of inputs, one adder input being connected to receive data from said input latch;

ii. an intermediate data latch connected to the adder for temporarily storing the output of said adder, and

iii. said memory bank having individual memory locations corresponding to individual time bins, said memory bank being connected to said intermediate data latch for receiving data to be stored;

c. the other adder input of each of the first and second summation subcircuits being connected to receive data from the memory of the common third summation subcircuit; and

d. said input switching means comprising an input multiplexer having its output coupled to the other adder input or said third common summation subcircuit, said input multiplexer being coupled to the memory outputs of said first and second common summation subcircuits.

13. A high speed data acquisition system as claimed in claim 12, said output switching means in each data summation subsystem including an output multiplexer for reading out of completed summation data from the memory of whichever one of the first and second summation subcircuits is not then coupled by said input multiplexer to the input of the adder of the third common summation subcircuit.

14. A high speed data acquisition system as claimed in claim 1, including an input analog-to-digital converter for receiving analog input data values representative of the magnitude of each said sample data point in time and for converting the analog input data values to digital input data values which are coupled to said means for directing input data values.

15. A high speed data acquisition system as claimed in claim 1, including at least one charge coupled device for receiving and integrating input data values, and coupled as an input to said data summation system.

16. A high speed data acquisition system as claimed in claim 1, including at least two charge coupled devices coupled in parallel for receiving and integrating input data values, and a multiplexer coupled to the outputs of said parallel charge coupled devices and coupled as an input to said data summation system.