×

Cache bypass system with post-block transfer directory examinations for updating cache and/or maintaining bypass

  • US 4,500,954 A
  • Filed: 10/15/1981
  • Issued: 02/19/1985
  • Est. Priority Date: 10/15/1981
  • Status: Expired due to Fees
First Claim
Patent Images

1. The method of operating a buffered peripheral system having a plurality of peripheral devices connected to and sharing a random-access data buffer, directory means for indicating whether data stored or to be stored in a one of said peripheral devices has data storage spaced allocated therefor in said data buffer, data transfer means connected to said data buffer and to said peripheral devices for transferring data therewith and with external means external to said buffered peripheral system;

  • the improvement including the steps of;

    initiating a data transfer for transferring a record of data, by addressing a given one of said peripheral devices, between said buffered peripheral system and said data transfer means by first examining said directory means to ascertain whether said data buffer has data storage spaced allocated relating to said data transfer being initiated, if said data storage space is allocated, performing said data transfer between said buffer and said data transfer means;

    if said data buffer has no data storage space allocated for said data transfer, bypassing said data buffer and directly transferring data with said given one peripheral device; and

    then transferring in a respective series of data transfers a series of records of data between said data transfer means and said given one of said peripheral devices without examining said directory means such that said series for data transfers occurs with said given one of said peripheral devices irrespective of said data storage space allocations in said data buffer.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×