Method of fabricating power MOSFET structure utilizing self-aligned diffusion and etching techniques
First Claim
1. A method of fabricating a semiconductor structure comprising:
- forming a pair of spaced apart electrically conductive gate electrodes on a semiconductor drain region of first conductivity type, the electrodes being separated from the drain region by a layer of insulating material;
introducing first and opposite conductivity type impurity into the drain region between the spaced apart gate electrodes by using the gate electrodes to mask portions of the drain region to thereby form source and gate regions, respectively, the first conductivity type impurity being everywhere separated from the drain region by the opposite conductivity;
removing a portion of the drain region between the spaced apart gate electrodes to form an opening extending through the source region but not through the gate region;
depositing electrically conductive material into the opening in contact with both of the source and gate regions but not in contact with any of the drain region and not in contact with the gate electrodes; and
providing electrical connections to each of the drain region, the gate electrodes, and the electrically conductive material deposited in the opening.
2 Assignments
0 Petitions
Accused Products
Abstract
A power MOSFET semiconductor structure is fabricated using the steps of depositing an epitaxial layer 12 of N conductivity type silicon on an underlying silicon substrate 10 of N conductivity type, forming a plurality of polycrystalline silicon electrodes 18 on the epitaxial layer 12, each electrode 18 being separated from the epitaxial layer 12 by a layer of insulating material 15; introducing P 30 and N 33 conductivity type impurities into the epitaxial layer 12 between the electrodes 18, the P type impurity 30 underlying the N type impurity 33; removing regions of the epitaxial layer 12 to form openings 21 in the epitaxial layer 12 between the electrodes 18, the removed regions 21 extending through the N type region 33 but not through the P type region 30; and depositing electrically conductive material 40 in the opening 23.
The resulting semiconductor structure includes an N type substrate 10, an N type epitaxial layer 12, an opening 21 in the epitaxial layer 12 extending downward a selected distance, an upper N type region 33 surrounding the opening 21 and extending to the surface of the epitaxial layer 12, a lower P type region 30 which extends to the surface of the epitaxial layer 12 and everywhere separates the N type region 33 from epitaxial layer 12, an electrode 40 formed in the opening and extending to the upper surface of the epitaxial layer 12, and a second electrode 18 disposed above epitaxial layer 12 and separated from it by insulating material 15.
-
Citations
14 Claims
-
1. A method of fabricating a semiconductor structure comprising:
-
forming a pair of spaced apart electrically conductive gate electrodes on a semiconductor drain region of first conductivity type, the electrodes being separated from the drain region by a layer of insulating material; introducing first and opposite conductivity type impurity into the drain region between the spaced apart gate electrodes by using the gate electrodes to mask portions of the drain region to thereby form source and gate regions, respectively, the first conductivity type impurity being everywhere separated from the drain region by the opposite conductivity; removing a portion of the drain region between the spaced apart gate electrodes to form an opening extending through the source region but not through the gate region; depositing electrically conductive material into the opening in contact with both of the source and gate regions but not in contact with any of the drain region and not in contact with the gate electrodes; and providing electrical connections to each of the drain region, the gate electrodes, and the electrically conductive material deposited in the opening. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13)
-
-
14. A method of fabricating a semiconductor structure comprising:
-
depositing first conductivity type epitaxial silicon having an upper surface on a first conductivity type silicon substrate; forming a plurality of polycrystalline silicon electrodes on the upper surface of the epitaxial layer but separated therefrom by a layer of silicon dioxide; introducing first and opposite conductivity type impurities into the epitaxial layer between the electrodes, by using the electrodes and underlying silicon dioxide to mask regions of the epitaxial layer, the opposite conductivity type impurity underlying the first conductivity type impurity; removing regions of the epitaxial layer between the electrodes to form openings in the epitaxial layer, the openings extending through the first conductivity type but not the opposite conductivity type; introducing additional opposite conductivity type impurity beneath the existing opposite conductivity type impurity; and forming metal electrodes in the openings.
-
Specification