Simulator interface system
First Claim
1. An intelligent linkage for data transfer between a host computer and external devices where the data to be transferred are variable based on control and status data, comprising in combination:
- a microprocessor based master processor having first means coupled to said host computer for controlling data transfer from said host computer to said master processor, first means connected to said first data transfer controlling means for determining changes in data received from said host and determining the appropriate external device associated therewith, first means connected to said said first determining means for communicating said changes in data to said external device via a microprocessor based slave processor, and second means coupled to said host computer and to said slave processor for controlling data transfer from said master processor to said host computer;
said microprocessor based slave processor having third means coupled to said external device for controlling the transfer of status data from said external device to said slave processor, second means connected to said third controlling means for determining changes in said data received from said external device, second means connected to said second determining means for communicating said changes in data to said host computer via said master processor, fourth means coupled to said external device for controlling data transfer from said slave processor to said external device; and
means coupling said second data communicating means of said slave processor and said second controlling means of said master processor, and said first data communicating means of said master processor and said fourth data controlling means of said slave processor, for serial transmission of said data.
1 Assignment
0 Petitions
Accused Products
Abstract
A linkage between a host computer and a plurality of external devices, suchs a simulator system, utilizes a distributed processing network of individual data processors to process, control, and position data for transmission to and from said host computer on a data rate of change basis. A master processor interfaces with the host computer and is connected via a serial data link to a plurality of slave processors located at the external devices. Each processor determines the necessity for a transfer of data from its associated computer or device and controls data transmission therefrom accordingly.
68 Citations
11 Claims
-
1. An intelligent linkage for data transfer between a host computer and external devices where the data to be transferred are variable based on control and status data, comprising in combination:
-
a microprocessor based master processor having first means coupled to said host computer for controlling data transfer from said host computer to said master processor, first means connected to said first data transfer controlling means for determining changes in data received from said host and determining the appropriate external device associated therewith, first means connected to said said first determining means for communicating said changes in data to said external device via a microprocessor based slave processor, and second means coupled to said host computer and to said slave processor for controlling data transfer from said master processor to said host computer; said microprocessor based slave processor having third means coupled to said external device for controlling the transfer of status data from said external device to said slave processor, second means connected to said third controlling means for determining changes in said data received from said external device, second means connected to said second determining means for communicating said changes in data to said host computer via said master processor, fourth means coupled to said external device for controlling data transfer from said slave processor to said external device; and means coupling said second data communicating means of said slave processor and said second controlling means of said master processor, and said first data communicating means of said master processor and said fourth data controlling means of said slave processor, for serial transmission of said data. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
-
10. A method of simulation device control under a host computer via an intelligent interface comprising the steps of:
-
loading a control program into said host computer compatible with said simulation device; transferring data to said interface from said host computer; calculating in the interface in cyclic manner an extrapolated data prediction Yn+1 based on N known prior data points in accordance with the reduced Lagrange polynomial which is ##EQU2## comparing said data prediction to said transferred data in each cycle;
transferring changes in transferred and extrapolated data to said simulator device as control signals;transferring data to said interface from said simulator device concurrent with said data transfer from said host computer to said interface; determining in the interface in cyclic manner an extrapolated data prediction Yn+1 based on N known data points previously supplied from said external device, said determination in accordance with the formula ##EQU3## checking said predicted data point versus said supplied data point for each cycle of operation; and transmitting changes in said predicted and received data to said host computer as response signals.
-
-
11. A method of controlling a simulator device utilizing a preprogrammed host computer, wherein said host computer communicates with said simulator device via an intelligent interface operably connected between the input and output of said host computer and said simulator device, comprising the cyclic steps of:
-
transferring control data from said host computer to said interface at time 1; extrapolating in said interface a predicted control data point Yn+1 based on N known prior data points in accordance with the equation ##EQU4## comparing in said interface said predicted data point to said transferred data at a time 2; comparing in said interface said transferred data to data transferred in the next preceding cycle; extrapolating in said interface a new predicted control data point based on said transferred control data and said equation; transmitting changes in said control data or said predicted control data to said simulator device as control symbols at time 3; transferring status data from said simulator to said interface at time 1; extrapolating in said interface a predicted status data point, Yn+1, based on N known status data points and said equation; comparing in said interface said predicted status data and said transferred status data at time 2; comparing in said interface said transferred status data to data transferred to said interface in the next preceding cycle; comparing in said interface said predicted status data to data predicted in the next preceding cycle; transmitting via said interface to said host computer any changes in predicted or transferred status data at time 3; and verifying in said interface correlation between input control data and status data at time 4.
-
Specification