Associative memory
First Claim
1. An associative memory comprising memory cells arrayed in columns and rows and each including a bistable circuit having two nodal points having complementary potentials and a pair of first switching elements controlling electrical connections between the nodal points and a pair of bit lines respectively, each of said bit line pairs being disposed for each column of said memory cells, a word line disposed for each row of said memory cells for controlling on-off of said first switching elements depending on its potential, a first series connection of a first rectifying element and a second switching element connected between a sense line and one of said bit lines in each of said memory cells, a second series connection of a second rectifying element and a third switching element connected between said sense line and the other of said bit lines in each of said memory cells, the control terminals of said second and third switching elements being connected to said complementary nodal points respectively in said bistable circuit in each of said memory cells, a sensing amplifier connected to each of said sense lines for sensing the potential thereof, a potential setting circuit connected to each of said sense lines for setting the potential thereof, and a load element connected at one of its terminals to each of said sense lines and at the other terminal to a power source.
1 Assignment
0 Petitions
Accused Products
Abstract
An associative memory comprises memory cells arrayed in columns and rows, a pair of complementary bit lines disposed for each column of the memory cells, a word line disposed for each row of the memory cells, and a sense line disposed also for each row of the memory cells. Each memory cell includes a bistable circuit provided by a pair of cross-coupled inverters, a pair of first switching elements connected between the two nodal points of the bistable circuit and the bit lines respectively to be controlled depending on the potential of the word line, and a pair of second switching elements and a pair of diodes or like circuit elements having a rectifying characteristic connected in series between the bit lines and the sense line respectively. These second switching elements are controlled depending on the potentials of the two nodal points respectively in the bistable circuit. A load element, a sensing amplifier and a tri-state driver circuit are connected to the sense line. An input reference data bit pattern is applied in complementary fashion to the bit lines, and coincidence or non-coincidence between the input reference data and the stored data is discriminated by checking the output of the sensing amplifier connected to each sense line.
-
Citations
5 Claims
- 1. An associative memory comprising memory cells arrayed in columns and rows and each including a bistable circuit having two nodal points having complementary potentials and a pair of first switching elements controlling electrical connections between the nodal points and a pair of bit lines respectively, each of said bit line pairs being disposed for each column of said memory cells, a word line disposed for each row of said memory cells for controlling on-off of said first switching elements depending on its potential, a first series connection of a first rectifying element and a second switching element connected between a sense line and one of said bit lines in each of said memory cells, a second series connection of a second rectifying element and a third switching element connected between said sense line and the other of said bit lines in each of said memory cells, the control terminals of said second and third switching elements being connected to said complementary nodal points respectively in said bistable circuit in each of said memory cells, a sensing amplifier connected to each of said sense lines for sensing the potential thereof, a potential setting circuit connected to each of said sense lines for setting the potential thereof, and a load element connected at one of its terminals to each of said sense lines and at the other terminal to a power source.
Specification