Speech digitization system

• US 4,532,495 A
• Filed: 01/07/1982
• Issued: 07/30/1985
• Est. Priority Date: 02/24/1978
• Status: Expired due to Term

• Current Assignee: Votrax, Inc. (Fiserv Incorporated)
• Original Assignee: Votrax, Inc. (Fiserv Incorporated)
• Inventors: Gagnon, Richard T.
• Primary Examiner(s): NOT, DEFINED
• Application Number:
  US06/337,626
• Time in Patent Office: 1,300 Days
• Field of Search: 340/347 DA, 375/30, 381/51
• US Class Current: 341/110
• CPC Class Codes: G10L 19/00 Speech or audio signals analysis-synthesis techniques for redundancy reduction, e.g. in vocoders; Coding or decoding of speech or audio signals, using source filter models or psychoacoustic analysis in musical instruments G10H

Abstract

A speech digitization system including novel encoder and decoder circuits that minimizes the number of resolution bits required to produce a given level of speech quality by optimizing the information content of the digital output signal from the encoder. This is accomplished by providing a companded speech digitization system that includes an amplitude function generator which is adapted to produce an amplitude function signal that maintains substantial duty cycles on the digital output signal over the entire audio amplitude range. Included in the novel amplitude function generator is a unique bias network that serves to center the duty cycle swing of the digital output signal from the encoder around 50% where the information content of the signal is statistically maximized.

Claims

1. A de-digitizer for use in a companded speech digitization system including a digitizer circuit for generating a digital approximation of a bipolar analog audio input signal, the de-digitizer reconstructing the analog input signal from a pulse code modulated digital input signal representing a digital approximation of said analog waveform, including:

generator means responsive to said digital input signal for generating an amplitude function signal in accordance with said digital input signal, including first means for converting said digital input signal to a corresponding first analog signal, a bias network for producing a predetermined offset signal and an amplifier having associated therewith a predetermined gain greater than one and less than or equal to five and having said first analog signal connected to its positive input and said predetermined offset signal connected to its negative input;

decoder means for generating the analog input signal by multiplying said digital input signal with said amplitude function signal.

2. The de-digitizer of claim 1 wherein said encoded digital input signal comprises a two-bit parallel digital signal having a polarity bit and an amplitude bit;

and said generator means further includes polarity means for setting the polarity of said amplitude function signal in accordance with said polarity bit signal.

3. The de-digitizer of claim 2 wherein said polarity means comprises an inverter for producing an inverted amplitude function signal, and first and second electronic switching devices connected to said amplitude function signal and said inverted amplitude function signal, respectively, for controlling the polarity of the amplitude function signal provided to said decoder means in accordance with said polarity bit signal.

4. The de-digitizer of claim 3 wherein said polarity means further comprises an inverter for producing an inverted polarity bit signal which is provided to the control terminal of said second electronic switching device and said polarity bit signal is provided to the control terminal of said first electronic switching device.

5. The de-digitizer of claim 2 wherein said decoder means comprises electronic switching means controlled by said amplitude bit signal and connected to a multiplicity of weighting resistors for controlling application of said amplitude function signal to said weighting resistors in accordance with said amplitude bit signal.

6. The de-digitizer of claim 5 wherein said decoder means comprises an inverter for producing an inverted amplitude bit signal, first and second electronic switching devices having control terminals connected to said amplitude bit signal and said inverted amplitude bit signal, and first and second weighting resistors connected to said first and second electronic switching devices;

and amplitude function signal being provided to at least one of said first and second electronic switching devices.

7. The de-digitizer of claim 1 wherein said encoded digital input signal comprises an n-bit parallel digital signal having an MSB;

and said first means comprises a logic gate for inverting said MSB, (n-1) exclusive-OR logic gates for logically comparing said inverted MSB to each of said remaining (n-1) bits in said n-bit digital signal, and filtering means for producing said first analog signal including (n-1) weighting resistors connected to the outputs of said exclusive-OR gates for combining said outputs and means for smoothing the abrupt variations in said combined signal.

8. The de-digitizer of claim 7 wherein said second means comprises an n-bit parallel digital-to-analog converter.

9. A de-digitizer for use in a companded speech digitization system including a digitizer circuit for generating a digital approximation of a bipolar analog audio input signal, the de-digitizer reconstructing the analog input signal from a pulse code modulated n-bit parallel digital input signal representing a digital approximation of said analog waveform, including:

a logic gate for inverting the most significant bit (MSB) from said n-bit parallel digital input signal, (n-1) exclusive-OR logic gates for logically comparing said inverted MSB to each of said remaining (n-1) bits in said n-bit digital signal, filter means for producing a first analog signal comprising (n-1) parallel-connected weighting resistors each connected to the output of one of said exclusive-OR gates and a capacitor connected between said weighting resistors and ground, a bias network for producing the predetermined offset signal, an amplifier having a predetermined gain greater than one and less than or equal to five and having said first analog signal connected to its positive input and said predetermined offset signal connected to its negative input, said amplifier producing said amplitude function signal at its output; and

multiplying digital-to-analog conversion means having said n-bit digital input signal connected to its parallel digital input and said amplitude function signal connected to its multiplying input for generating said analog input signal by converting said n-bit digital input signal to a corresponding analog signal and scaling said analog signal in accordance with the magnitude of said amplitude function signal.

10. The de-digitizer of claim 9 wherein the voltage of said predetermined offset signal is approximately equal to the maximum voltage of said analog waveform divided by (n-1).

11. The de-digitizer of claim 10 wherein the gain of said amplifier is approximately equal to four.