×

Bit serial convolutional decoder for VLSI implementation

  • US 4,536,878 A
  • Filed: 09/20/1982
  • Issued: 08/20/1985
  • Est. Priority Date: 09/20/1982
  • Status: Expired due to Term
First Claim
Patent Images

1. A decoder circuit comprising,calculator means (23) for receiving coded symbol signals and producing calculator output signals representative of said symbol signals,said calculator means includes serial-to-parallel converter means for converting said symbol signals to parallel output signals,full adder means connected to said serial-to-parallel converter to receive said parallel output signals and produce said calculator output signals which are representative of said symbol signals,evaluator means (24) for receiving said calculator output signals from said calculator means and producing evaluator output signals which indicate a minimum value of said calculator output signals and are used in establishing the output signals to be produced by the decoder circuit,convergence means (25) for receiving said evaluator output signals from said evaluator means and producing convergence output signals representative of the most probable signal conditions,said convergence means includes multiplexer means connected to receive said evaluator output signals and shift register means connected to receive output signals from said multiplexer means,said shift register means comprises a plurality of shift registers and a plurality of multiplexer devices,one input of each multiplexer device connected to an output of said multiplexer means,another input of each multiplexer device connected to an output the preceding shift register,the output of each multiplexer device connected to an input of the succeeding shift register, andvaluation means (26) for receiving said convergence output signals from said convergence means and producing a decoder output signal representative of the coded symbol signals supplied to said calculator means.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×