×

Electrical supervisory control and data acquisition system

  • US 4,558,316 A
  • Filed: 03/22/1984
  • Issued: 12/10/1985
  • Est. Priority Date: 04/10/1980
  • Status: Expired due to Fees
First Claim
Patent Images

1. An electrical control system comprising:

  • a master station and a plurality of receiver stations connected thereto by a bus;

    said mastser station including generating means for generating control signals which are applied to said bus and to which said receiver stations are responsive;

    said control signals comprising a repetitive series of signal frames, each signal frame including a reset pulse and a plurality of address pulses;

    said master station also including control means which can cause selectable alteration of the duration of any address pulse and also the period between successive address pulses;

    said receiver stations being respectively addressed in a frame following receipt of a predetermined number of said address pulses after the reset pulse;

    the addressed receiver stations being responsive to the duration of the address pulse by which it is addressed whereby output information can be transmitted from the master station to the receiver station thus addressed;

    the receiver stations including return signal generating means for generating return signals which vary the impedance of the bus;

    said master station also including measuring means coupled to the bus for measuring the variation of the impedance of the bus; and

    the reset pulse of each signal frame being distinguishable from the other pulses thereof by virtue of its relatively long duration, the output information being determined by the duration of the period between successive address pulses and the return signals are generated by varying the bus impedance by the addressed receiver station during the same period that the receiver is addressed, whereby the master station can transmit output information to an addressed receiver station by varying the duration of the period between successive pulses and simultaneously measure the variation of the bus impedance which defines the return signal generated by the addressed receiver.

View all claims
  • 0 Assignments
Timeline View
Assignment View
    ×
    ×