×

High-efficiency, low-voltage-drop series regulator using as its pass element an enhancement-mode FET with boosted gate voltage

  • US 4,560,918 A
  • Filed: 04/02/1984
  • Issued: 12/24/1985
  • Est. Priority Date: 04/02/1984
  • Status: Expired due to Fees
First Claim
Patent Images

1. A series regulator comprising:

  • common and input terminals for receiving an applied input voltage;

    an output terminal for supplying an output level which is to be regulated to a prescribed value;

    at least one field effect transistor, having a channel connected between said input and output terminals, and having a gate electrode between which and said common terminal a voltage must appear that is larger than said input voltage applied between said input terminal and said common terminal, in order to control the conduction of said channel as output voltage approaches the input voltage in value, which gate electrode connects to a control voltage node;

    a voltage boost circuit for developing from the input voltage appearing between said common and input terminals a larger voltage as referred to said common terminal;

    means responsive to the amount said output level exceeds said prescribed value therefor for developing said error signal voltage as a voltage drop from said larger voltage; and

    means for applying said error signal voltage to said control voltage node.

View all claims
  • 3 Assignments
Timeline View
Assignment View
    ×
    ×