Synchronous clock generator for digital signal multiplex devices

• US 4,566,099 A
• Filed: 07/01/1983
• Issued: 01/21/1986
• Est. Priority Date: 07/13/1982
• Status: Expired due to Fees

• Current Assignee: Siemens AG
• Original Assignee: Siemens AG
• Inventors: Magerl, Johann
• Primary Examiner(s): Olms, Douglas W.
• Assistant Examiner(s): Rokoff, Kenneth I.
• Application Number:
  US06/510,329
• Time in Patent Office: 935 Days
• Field of Search: 370/100, 370/102, 370/112, 370/84, 375/106, 377/37, 377/43, 377/44, 377/56
• US Class Current: 370/509
• CPC Class Codes: H04J 3/047 Distributors with transistors or integrated circuits

Abstract

An exemplary embodiment includes a first binary counter whose counting period corresponds to a block length of a pulse frame, a block counter controlled by the first counter, and a logic element for generating working clock signals, wherein the counters are switchable for employment in different multiplex systems and the logic element gates out the working clock signals for different multiplex systems.

Claims

1. A synchronous clock generator for digital signal multiplex devices comprising a first counter whose counting period corresponds to a block length of a pulse frame and which can be set into a prescribed counter reading, a block counter controlled by the first counter, and a logic element for generating working clock signals which logic element is connected to the outputs of the counters, characterized in that change-over means are provided for changing the counting period of at least one of the first counter and the block counter to adapt such counting period selectively to a plurality of respective different multiplexers;

and in that the logic element gates out the working clock signals for such respective different multiplexers according to the condition of said changeover means.

2. A synchronous clock generator according to claim 1, characterized in that a switchable gate is provided as the changeover means for changing over the counting period of the first counter, the inputs of said switchable gate being connected to the outputs of the first counter and the output of said switchable gate being connected to a count setting control of the first counter.

3. A synchronous clock generator according to claim 2, with a control logic element for the first counter, the first counter having parallel data inputs controlled by the control logic element to control the setting of the first counter to a desired count value, the control logic element having an input to which a synchronizing pulse is supplied for always switching the first counter to the same count value, OR means coupled with the output of the switchable gate and with the input of the control logic element, and having an output connected to the setting control of the first counter for linking the output of the switchable gate and the input of the control logic element with said setting control of said first counter.

4. A synchronous clock generator according to claim 1, characterized in that a switchable gate is provided as the changeover means and changes over the counting period of the block counter, the inputs of said switchable gate being connected to the outputs of the block counter and OR means coupled with a synchronizing pulse and with said switchable gate and having an output connected to the setting control of the block counter.

5. A synchronous clock generator according to claim 1, with a synchronously adjustable binary counter being provided for at least one of said first counter and said block counter.

6. A synchronous clock generator according to claim 2, characterized in that the output of the switchable gate is connected to a carry input of the block counter.

7. A synchronous clock generator according to claim 1, characterized in that the logic element for generating the working clock signals is switchable according to the desired operation of the multiplexer stage.

8. A synchronous clock generator according to claim 1, characterized in that said generator is realized in integrated circuit technology.

9. A synchronous clock generator according to claim 1, characterized in that a first gate element having two outputs is provided, its first output being connected with the setting control of the first counter and its second output being connected to a carry input of the block counter.