×

Microprocessor reset with power level detection and watchdog timer

  • US 4,586,179 A
  • Filed: 12/09/1983
  • Issued: 04/29/1986
  • Est. Priority Date: 12/09/1983
  • Status: Expired due to Fees
First Claim
Patent Images

1. A system for controlling the operation of signal processing means, said signal processing means energized by an input voltage and including a programmed memory having a plurality of addressable locations wherein are stored instruction words which define operating sequences and further including logic means coupled to said programmed memory for accessing said plurality of addressable locations for sequentially executing said instruction words in generating a status signal in the form of a single, periodic, continuous pulse train in accordance with said operating sequences during normal operation of said signal processing means, said signal processing means responsive to a reset command provided thereto for maintaining said signal processing means in a reset condition wherein said logic means accesses an initialization addressable location in said programmed memory in setting the execution of the programmed instruction words to a predetermined initial point in said operating sequences from which a predetermined sequence of initializing operations is automatically initiated, said system comprising:

  • voltage level detection means responsive to said input voltage for generating a first signal when said input voltage does not exceed a predetermined voltage level and a second signal when said input voltage exceeds said predetermined voltage level;

    first signal detection means coupled to said signal processing means and responsive to the absence of said status signal and further coupled to said voltage level detection means and responsive to receipt of said first signal for generating a single third signal of predetermined duration, said first signal detection means including a single first timing circuit for generating said single third signal when a pulse is not received from said signal processing means within a predetermined time interval of receipt of an immediately preceding pulse; and

    second signal detection means coupled to said signal processing means, to said voltage level detection means and to said first signal detection means and responsive to said second and single third signals respectively output therefrom for immediately providing a reset command of said predetermined duration to said signal processing means when said input voltage does not exceed said predetermined voltage level or when said status signal is no longer output by said signal processing means for maintaining the signal processing means in the reset condition for said predetermined duration prior to application of an input voltage greater than said predetermined voltage level thereto.

View all claims
  • 3 Assignments
Timeline View
Assignment View
    ×
    ×