×

System for multiple error detection with single and double bit error correction

  • US 4,589,112 A
  • Filed: 01/26/1984
  • Issued: 05/13/1986
  • Est. Priority Date: 01/26/1984
  • Status: Expired due to Fees
First Claim
Patent Images

1. A method for detecting multiple errors that occur during transfer of a data message having a plurality of data bits and for correcting up to two of said errors, the steps comprising:

  • (a) calculating a number of check bits associated with said data message;

    (b) grouping all data bits in a data message into base groups and multiple layer groups, the sum of the number of base groups and the number of multiple layer groups of data bits being equal to said number of check bits;

    (c) assigning up to two weights for each data bit;

    (d) distributing data bits among said groups according to weights assigned thereto;

    (e) generating a check bit for each of said groups the total number of generated check bits being equal to the number calculated in step (a);

    (f) padding said data message with said total number of generated check bits to form an appended data message;

    (g) generating a predetermined number of syndrome bits, said predetermined number being equal to said number of check bits; and

    (h) decoding said syndrome bits to identify the erroneous bits in said data message.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×