Switching system with separate supervisory links

• US 4,615,028 A
• Filed: 02/06/1984
• Issued: 09/30/1986
• Est. Priority Date: 02/18/1983
• Status: Expired due to Term

• Current Assignee: Mitel Corporation (Microchip Technology Incorporated)
• Original Assignee: Mitel Corporation (Microchip Technology Incorporated)
• Inventors: Totti, Gino, Lewis, Conrad
• Primary Examiner(s): Olms, Douglas W.
• Application Number:
  US06/577,500
• Time in Patent Office: 967 Days
• Field of Search: 370/58, 370/110.1, 179/18 ES
• US Class Current: 370/385
• CPC Class Codes: H04Q 11/0407 using a stored programme control

Abstract

A digital switching system which is comprised of a circuit switching network under control of a main system control for carrying and switching transmission paths for signals transmitted between peripherals (i.e. lines, trunks, service circuits, etc.), and a separate message switching network under control of the main system control for carrying supervisory and control signals related to the status of the peripherals between peripheral unit management circuit controller(s) and the main system control.

Claims

1. A switching system comprising:

(a) a main system control means,

(b) a plurality of peripheral units, including peripheral unit control circuit means associated therewith and ports for connection of peripherals thereto,

(c) a circuit switching network under control of the main control system connected via links to said peripheral units for carrying and switching transmission paths for signals transmitted between the peripheral units via said ports, and

(d) a message switching network separate from the circuit switching network connected between the peripheral unit control circuit means and the main system control for carrying and switching supervisory and control signals related to the status of the peripherals between said peripheral unit control circuit means and the main system control means.

2. A system as defined in claim 1 in which the message switching network is comprised of a message switch control processor connected to the main system control means for communication therewith, and a message switching matrix, the matrix having input and output ports for carrying said supervisory and control signals to and from said matrix and a control port connected to the message switch control processor for carrying said supervisory and control signals between the main system control means and said matrix as well as control signals for controlling said matrix.

3. A system as defined in claim 2, in which said supervisory and control signals are digital in form, said message switching matrix being comprised of a matrix of combination time division and space division switching circuits adapted to switch predetermined supervisory signals from said input ports to said control port and predetermined supervisory and control signals from said control port to said output ports.

4. A system as defined in claim 3, in which the circuit switching network is comprised of a circuit switching network control processor connected to said main system control means, a plurality of bidirectional ports for carrying signals between peripheral units, and a circuit switching matrix for switching said latter signals between said ports under control of said control processor.

5. A system as defined in claim 4, in which the signals carried between peripheral units are digital in form, and said circuit switching matrix is comprised of an array of combination time division and space division switching circuits.

6. A system as defined in claim 2, 4 or 5 in which said peripheral unit control circuit means is comprised of a first switching matrix connected to the input and output ports of the message switch network, a peripheral switch controller connected to said first matrix for receiving supervisory signals from the peripheral ports and control signals from the main system control means via the message switching network, and for transmitting supervisory signals related to said status to the main system control means via the message switch network, and for controlling the first switching matrix, a second switching matrix for switching transmission paths between one or more peripheral unit ports and the circuit switching network under control of the peripheral switch controller upon receipt of control signals therefor.

7. A system as defined in claim 3, in which said message switching matrix is comprised of an array of circuits including means for receiving signals from plural input ports in serial time slots according to first sequences, means for providing output signals to plural output ports in serial time slots according to second sequences, means for receiving control signals at said control port in parallel format, and means for controlling the switching circuits to establish the second sequences upon receipt of a first predetermined form of control signals.

8. A system as defined in claim 4 in which said message switching matrix is comprised of an array of circuits including means for receiving signals from plural input ports in serial time slots according to first sequences, means for providing output signals to plural output ports in serial time slots according to second sequences, means for receiving control signals at said control port in parallel format, and means for controlling the switching circuits to establish the second sequences upon receipt of a first predetermined form of control signals, the circuit switching matrix being comprised of an array of circuits including means for receiving signals divided into serial time slots at a bidirectional port, means for switching said signals to a second bidirectional port in serial time slots according to a further sequence, means for receiving control signals in parallel format from said circuit switch network control processor, including means for controlling the circuit switching matrix to establish the further serial sequence upon receipt of a second form of control signals from the main system control means.

9. A system as defined in claim 8, including means for controlling the circuit switching network to output a third form of serial sequence signals to a bidirectional port upon receipt of a predetermined control signal.

10. A system as defined in claim 9 in which said third form of signals includes a component for causing a signalling signal to be applied to a peripheral unit bidirectional port.

11. A system as defined in claim 7, 8 or 9 in which each circuit of the array in said switching matrixes includes a connection memory for receiving and storing said control signals, and means for applying predetermined switching control signals to said matrix of switching circuits upon receipt by the connection memory of further predetermined control signals.

12. A system as defined in claim 8, 9 or 10 in which each circuit of the array in said switching matrixes includes a connection memory for receiving and storing said control signals, and means for applying predetermined control signals to said matrix of switching circuits upon receipt by the connection memory of further predetermined control signals, each of the array of circuit switching matrix circuits including a data memory for receiving and storing signals received from input ports, and further including means for switching sequences of signals alternately from the data memory or said predetermined control signals from said connection memory to output ports as defined by the further predetermined control signals.

13. A system as defined in claim 7, in which each said switching matrix includes means for receiving time division multiplexed input signals from a plurality of said input ports, data memory means for storing said input signals according to a predetermined plan, means for receiving control signals from an associated control processor and means for controlling the matrix to output predetermined portions of stored signals from the data memory to a parallel bus for transmission to the main system control means according to a plan defined by the control signals.

14. A system as defined in claim 7 or 13 further including means for receiving control signals of one form from the control processor, connection memory means for storing said first form of control signals, means for receiving and storing control signals of a second form from the control processor, and means for outputting time division multiplexed output signals to one or more of said output ports consisting of at least a predetermined portion of the control signals of the first form, as defined by at least a portion of the control signals of the second form.

15. A system as defined in claim 8, in which said peripheral unit control circuit means is comprised of a first switching matrix connected to the input and output ports of the message switch network, a peripheral switch controller connected to said first matrix for receiving supervisory signals from the peripheral ports and control signals from the main system control means via the message switching network, and for transmitting supervisory signals related to said status to the main system control means via the message switch network, and for controlling the first switching matrix, a second switching matrix for switching transmission paths between one or more peripheral unit ports and the circuit switching network under control of the peripheral switch controller upon receipt of control signals therefor.

16. A system as defined in claim 15, in which each said switching matrix includes means for receiving time division multiplexed input signals from a plurality of said input ports, data memory means for storing said input signals according to a predetermined plan, means for receiving control signals from an associated control processor and means for controlling the matrix to output predetermined portions of stored signals from the data memory to a parallel bus for transmission to the main system control means according to a plan defined by the control signals.

17. A system as defined in claim 16 further including means for receiving control signals of one form from the control processor, connection memory means for storing said first form of control signals, means for receiving and storing control signals of a second form from the control processor, and means for outputting time division multiplexed output signals to one or more of said output ports consisting of at least a predetermined portion of the control signals of the first form, as defined by at least a portion of the control signals of the second form.

18. A system as defined in claim 17 in which the peripheral switching matrix is of similar form as said circuit switching matrix.

19. A switching system comprising:

(a) a main system controller,

(b) a plurality of peripheral control units for connection to a plurality of peripheral units which are adapted to originate or receive digital signals,

(c) a circuit switching unit connected to the peripheral control units for establishing transmission paths for the digital signals between said peripheral units under control of the main controller,

(d) each peripheral control unit including controller means for monitoring the status of peripheral units and for controlling the connection of peripheral units to transmission paths leading to the circuit switching unit, and

(e) a message switching unit connected to the peripheral control controller means for establishing transmission paths for call progress, instruction and/or confirmation message signals between the peripheral controller means and the main system controller whereby a call between peripheral units is facilitated.

20. A switching system comprising:

(a) a main system controller, including a digital processor connected to a parallel bus,

(b) a circuit switching network including circuit switching means for switching transmission paths for carrying digital signals exclusive of supervisory and control signals between network ports, and a circuit switching network controller, the circuit switching controller being connected to said bus for receiving control signals from the main system controller of a kind predetermined to enable it to cause the switching means to interconnect said paths between designated ones of said ports,

(c) a message switching network including message switching means having message ports for exclusively receiving and transmitting supervisory and control signals relating to said system, a message switch processor connected to said bus, said message switching means having a processor interface port connected to said message switch processor, said message switch processor being adapted to transmit signals to said main system controller, and through said message switching means to said message ports, and to receive signals via said message switch means from said message ports and transmit corresponding signals to the digital processor.

21. A switching system as defined in claim 20 further including a peripheral control network, including a peripheral switching matrix for connecting peripheral units to transmission paths connected to network ports of the circuit switching network, a controller for controlling the peripheral switching matrix, and means for transmitting and receiving control and supervisory signals related to the status of peripheral units between the peripheral switch controller and the message switching network message ports.