Serial-to-parallel converter for high-speed bit streams
First Claim
Patent Images
1. A serial-to-parallel converter comprising:
- a plurality n of data latches each having a clock input, a data input, and a data output;
first and second delay lines coupled respectively to the data nputs and the clock inputs of the data latches;
means for supplying a serial bit stream having a predetermined bit rate N to one end of the first delay line and a clock signal having a frequency N/n to an opposite end of the second delay line; and
means for deriving parallel bits from the data outputs of the data latches;
the delay lines comprising delay elements providing delays such that the total delay provided by the two delay lines between the data inputs and the clock inputs of any two aqjacent latches is 1/N, and the total delay provided in each delay line between the respective inputs of the atternate data latches is 1/N.
4 Assignments
0 Petitions
Accused Products
Abstract
A serial bit stream and a clock signal at a frequency equal to the bit rate divided by an integer n are passed in opposite directions via respective delay lines to respectively the data and clock inputs of n flip-flops, which thereby each latch a respective one of n bits of the bit stream during n/2 bit periods. During the next n/2 bit periods the outputs of the flip-flops are stable, and the n bits are latched in a parallel data latch. The delay lines comprise transmission lines terminated with their effective characteristic impedances. The converter is particularly useful for bit rates greater than 1Gb/s.
46 Citations
11 Claims
-
1. A serial-to-parallel converter comprising:
-
a plurality n of data latches each having a clock input, a data input, and a data output; first and second delay lines coupled respectively to the data nputs and the clock inputs of the data latches; means for supplying a serial bit stream having a predetermined bit rate N to one end of the first delay line and a clock signal having a frequency N/n to an opposite end of the second delay line; and means for deriving parallel bits from the data outputs of the data latches; the delay lines comprising delay elements providing delays such that the total delay provided by the two delay lines between the data inputs and the clock inputs of any two aqjacent latches is 1/N, and the total delay provided in each delay line between the respective inputs of the atternate data latches is 1/N. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11)
-
Specification