×

Homogeneous hierarchial computer business system

  • US 4,623,964 A
  • Filed: 12/22/1982
  • Issued: 11/18/1986
  • Est. Priority Date: 12/23/1981
  • Status: Expired due to Term
First Claim
Patent Images

1. In a homogeneous hierarchial real time transaction, consolidated auditing and side processing business system having a host processor coupled to a first level of plural processors, each first level processor being coupled to plural controllers in a second level, and each of said controllers being coupled to plural terminals in a third or transaction interface level;

  • the processors and controllers maintaining complete copies of a system wide parameter set for the control of transactions interfaced with the system means, the aforesaid structure of interconnected processors being a tree structure for the purposes of communicatng between the host processor, the other processors and their associated storage for updating of the parameter set copies and the concentration of transaction data for consolidating auditing purposes, the terminals each including working storage maintaining input/output control programs and providing temporary storage for transaction data en route from the terminals to the supporting controllers, the improvement comprising;

    (a) each of said terminals having means to process a complete individual transacting, element by element, within said terminal'"'"'s working storage;

    (b) each of said terminals being further adapted to request from its supporting controller parameters particularly appropriate to a current transaction element when said parameters are not resident in said working storage and to retain said parameters in said working storage for the duration of a transaction;

    (c) each of said terminals also being adapted to maintain, for the duration of a transaction, an account of said transaction in the form of a plurality of records dominated by parameter rather than transaction element;

    (d) each first level processor incorporating a tandem pair of means, the first of said pair of means interfacing with its processor and the storage thereof to trap system user interfacing messages, construct and enqueue tasks comprised of individual such messages including processing programs appropriate thereto, and to dequeue, route and dispatch processed messages;

    the second of said pair of means dequeueing, processing and re-enqueuing the tasks established by the first means, the first means being able both to route processed messages to any user interface of the system, into side processes of an associated first level processor and to force certain such processed messages into a side processing user interface of that first level processor.

View all claims
  • 3 Assignments
Timeline View
Assignment View
    ×
    ×