Microprocessor with integrated CPU, RAM, timer, bus arbiter data for communication system

• US 4,646,232 A
• Filed: 01/03/1984
• Issued: 02/24/1987
• Est. Priority Date: 01/03/1984
• Status: Expired due to Term

• Current Assignee: Texas Instruments, Inc.
• Original Assignee: Texas Instruments, Inc.
• Inventors: Patrick, Michael W., Stambaugh, Mark A., Sacarisen, Stephen P., Chang, Ki S.
• Primary Examiner(s): Eng, David Y.
• Application Number:
  US06/567,596
• Time in Patent Office: 1,148 Days
• Field of Search: 364/200 MS File, 364/900 MS File, 364/569, 340/825.05, 370/79, 370/86, 370/88, 179/2 TC, 179/6.31, 179/7.1 R, 235/104, 368/118, 455/181, 455/191, 455/171, 455/231
• US Class Current: 710/113
• CPC Class Codes: G06F 13/128 for dedicated transfers to a network for protocol converters G06F13/387
• CPC Class Codes: G06F 13/362 with centralised access control
• CPC Class Codes: G06F 13/385 for adaptation of a particular data processing system to different peripheral devices
• CPC Class Codes: H04L 12/433 with asynchronous transmission, e.g. token ring, register insertion

Abstract

A microprocessor device used as an adapter for a communications loop of the closed-ring, token-passing, local area network type. Each station on the ring has a host processor with a host CPU, a main memory, and a system bus. The microprocessor device, operating relatively independent of the host CPU, is coupled to the main memory by the system bus and includes a local CPU, a local read/write memory, an on-chip timer, a local bus and a bus arbiter. A transmit/receive controller is connected between the ring and the microprocessor device. This controller is coupled to the local bus to directly access the local read/write memory, also under control of the bus arbiter. The local CPU executes instructions fetched from a ROM accessed by the local bus, so the local CPU instruction fetch, the direct memory access from the transmit/receive controller for transmitting or receiving data frames, and the access from the host CPU for copying transmitted or received message frames, all contend for the local bus. Bus arbitration with appropriate priorities is used to control access to the local bus. The on-chip timer accessed by the local bus provides the time period used to monitor and control the communications protocol.

Claims

1. A digital data communications system comprising:

(a) a signal path,

(b) a plurality of stations connected in said signal path, each station receiving digital data from the path and transmitting digital data to said path, each said station comprising;

(i) a main processor containing a main CPU, a main memory, and peripheral I/O devices, and having a system bus interconnecting said CPU, main memory, and peripheral I/O devices;

(ii) a single-chip microprocessor device containing a local CPU, a local read/write memory, local address/data bus means interconnecting said local CPU and local read/write memory, a timer having at least one count register accessed by said local bus means, and a bus arbiter coupled to and controlling access to said local bus means;

said local CPU including an ALU, a plurality of registers, input/output port means, an instruction register, a control ROM having an input coupled to the instruction register, internal CPU bus means interconnecting inputs and outputs of the ALU with said registers and said input/output port means, and interrupt means for the local CPU;

said input/output port means being coupled to said local bus means;

(iii) coupling means connecting said system bus to said local bus means, sad main CPU accessing said local read/write memory and said local CPU accessing said main memory via said coupling means,

(iv) receiving means having an input coupled to said signal path and an output coupled to said local bus means, and transmitting means having an output coupled to said signal path and an input coupled to said local bus means,

(v) transmit/receive control means responsive to receipt of data from said signal path in said receiving means to directly access said local read/write memory via said local bus means for writing received data to the local read/write memory and reading transmit data from the local read/write memory via said local bus means.

2. A system according to claim 1 wherein said signal path is a closed, one-way path, and each station receives data from an upstream direction in the path and transmits data to a downstream direction in the path.

3. A system according to claim 2 wherein said digital data transmitted to said signal path includes a token and the transmitted data with said token is passed from station to station around the closed path.

4. A system according to claim 3 wherein data is transmitted on said signal path in bit-serial format, said receiving means includes serial-to-parallel conversion means, said transmitting means includes parallel-to-serial conversion means, and wherein said local address/data bus means and said system bus are parallel busses.

5. A system according to claim 4 wherein a frame of a plurality of bytes of data to be transmitted is created in said main memory under control of said main CPU, and such frame is transferred upon initiation by said main CPU via said system bus and said local bus means into said local read/write memory, and subsequently such frame is transferred under control of said transmit/receive control means via said local bus to said transmitting means.

6. A system according to claim 5 wherein said frames of data created in said main memory and transmitted on said signal path by said stations include a destination address identifying a particular one of the stations, and a source address identifying the originating station.

7. A system according to claim 1 wherein a local ROM is coupled to said local bus means and wherein said local CPU executes instructions fetched from said local ROM via said local bus means as controlled by said bus arbiter, and said main CPU executes instructions fetched from said main memory via said system bus.

8. A system according to claim 7 wherein said timer interrupts execution of said instructions in said local CPU after a timer period determined by said count register.

9. A digital data communications system comprising:

(a) a closed, one-way, bit-serial path,

(b) a plurality of independent stations connected in said signal path, each station receiving digital data including an access-control token from the path and transmitting digital data including an access-control token to said path, each said station comprising;

(i) a main processor containing a main CPU, a main memory, and peripheral I/O devices, and having a system bus interconnecting said CPU, main memory, and peripheral I/O devices;

(ii) a single-chip microprocessor device containing a local CPU, a local read/write memory, a timer having count register means and having means to interrupt said local CPU, local address/data bus means interconnecting said local CPU local read/write memory and count register of the timer, and bus arbiter means controlling access to said local bus means;

said local CPU including an ALU, a plurality of registers, input/output port means, an instruction register, a control ROM having an input coupled to the instruction register, internal CPU bus means interconnecting inputs and outputs of the ALU with said registers and said input/output port means, and interrupt means for the local CPU;

said input/output port means being coupled to said local bus means;

(iii) first access control means coupled to said bus arbiter means and to said system bus and said local bus means, said first access control means connecting said system bus to said local bus means whereby said main CPU directly accesses said local read/write memory via said system bus and said local bus means under initiation by said main CPU and whereby said local CPU accesses said main memory via said local bus means and said system bus under initiation by said local CPU,

(iv) receiving means having a serial input coupled to said signal path and a parallel output for coupling to said local address/data bus means, and transmitting means having a serial output coupled to said signal path and a parallel input for coupling to said local address/data bus means,

(v) second access means coupled to said bus arbiter means and connecting said parallel output of said receiving means to said local bus means and connecting said parallel input of said transmitting means to said local bus means, for writing data received by the receiving means from the signal path to the local read/write memory via the local bus means and for reading data to be transmitted from the local read/write memory to said input of the transmitting means for coupling to the signal path.

10. A system according to claim 9 wherein said receiving means includes serial-to-parallel conversion means, said transmitting means includes parallel-to-serial conversion means, and wherein each of said local address/data bus means and system bus includes a parallel bus.

11. A system according to claim 10 wherein a frame of a plurality of bytes of data to be transmitted is created in said main memory under control of said main CPU, and such frame is transferred upon initiation by said main CPU and control by said first access means via said system bus and said local bus means into said local read/write memory, and subsequently such frame is transferred under control of said second access means via said local bus means to said transmitting means.

12. A system according to claim 11 wherein said frame of data created in said main memory and transmitted on said signal path by said station includes a destination address identifying a particular one of the station which is to receive the data, and a source address identifying the originating station.

13. A system according to claim 9 including a local read-only memory coupled to said local bus means, and wherein said local CPU executes instructions fetched from said local read-only memory via said local bus means, and wherein said main CPU executed instructions fetched form said mean memory via said system bus.

14. A system according to claim 13 wherein said local bus means is a bidirectional, multiplexed address/data bus, and wherein said bus arbiter means controls access to said local bus means for an address applied to said local bus means by said local CPU to fetch an instruction and for an instruction fetched from said local read-only memory for coupling to said local CPU.