Display device

• US 4,647,927 A
• Filed: 12/16/1985
• Issued: 03/03/1987
• Est. Priority Date: 02/10/1982
• Status: Expired due to Term

• Current Assignee: Tokyo Shibaura Denki Kabushiki Kaisha (Toshiba Corporation)
• Original Assignee: Tokyo Shibaura Denki Kabushiki Kaisha (Toshiba Corporation)
• Inventors: Sadamasa, Tetsuo, Ichikawa, Osamu
• Primary Examiner(s): NOT, DEFINED
• Application Number:
  US06/808,376
• Time in Patent Office: 442 Days
• Field of Search: 340/760, 340/762, 340/792, 340/793, 340/800, 340/801
• US Class Current: 345/55
• CPC Class Codes: G09G 2360/18 Use of a frame buffer in a display terminal, inclusive of the display panel
• CPC Class Codes: G09G 2370/08 Details of image data interface between the display device controller and the data line driver circuit
• CPC Class Codes: G09G 3/20 for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
• CPC Class Codes: G09G 3/32 semiconductive, e.g. using light-emitting diodes [LED]

Abstract

A display device having a display array of m×n display elements driven by a static shift register having m×n stages respectively corresponding to row and column designations of the display elements. The column lines of the display element array are driven by a first output of the m stages. At the same time, pixel data are supplied to the shift register in accordance with a binary level of an externally supplied select signal. Alternatively, the shift register is shifted in a recursive manner. The row lines of the display element array are scanned in accordance with a count of a clock signal. Select signal lines and clock signal lines are respectively aligned along the row and column directions of a unit panel when plural display arrays as described above are arranged in a matrix form to provide a large-screen display unit. The lines of each display array are sequentially driven in accordance with the supply pattern of the select and clock signals from a corresponding unit driver. The shift register arrangement decreases the number of connections or wirings between a module driver and the display element array and simplifies the circuit arrangement of the module driver.

Claims

1. A display device comprising:

a display element array having first m drive lines, second n drive lines and m×

n display elements arranged at intersections of said first m drive lines and said second n drive lines;

serial shift register means having a data input, a data output, and m×

n stages for storing pixel binary data, said m×

n stages divided into n blocks each having m stages, only a first block of said shift register means having m parallel outputs connected to said first m drive lines;

clock pulse signal supply means for supplying a clock pulse signal to said shift register means to shift pixel data through said shift register means, said clock pulse signal having intermittent pulse trains at intervals of a predetermined period, and each of said pulse trains having successive m clock pulses;

a serial pixel binary data source;

switch circuit means responsive to a select signal for selectively coupling one of said pixel data source and said data output of said shift register means to said data input of said shift register means;

first driving circuit means responsive to said m parallel outputs of said first block of said shift register means for driving said first m drive lines of said display element array; and

second driving circuit means responsive to said clock pulse supply means for sequentially driving said second n drive lines of said display element array;

wherein said second driving circuit means comprises,

counter means for counting said clock pulses in said clock pulse signal from said clock pulse signal supply means, and

decoder means having n outputs coupled to said n drive lines of said display element array and responsive to said counter means for sequentially producing driving signals on said n outputs thereof to sequentially drive said n drive lines of said display element array every time said counter means counts m clock pulses in said clock pulse signal.

2. A display device according to claim 1, further comprising:

brightness control means responsive to a brightness control signal for controlling the brightness of said display element array.

3. A display device according to claim 2, comprising:

said brightness control means arranged to disable said second driving means from driving said second drive lines of said display element array during the duration of said brightness control signal.

4. A display device comprising:

a unit display panel having M×

N unit display devices arranged in a matrix form;

clock pulse supply means having M output lines for sequentially providing clock pulse trains, each having successive m clock pulses, to said M output lines thereof, said M output lines of said clock pulse supply means being coupled to M groups of said unit display devices, respectively, and each of said M groups having N unit display devices;

select signal supply means having N output lines for sequentially providing N select signals to said N output lines thereof, said N output lines of said select signal supply means being coupled to N groups of said unit display devices, respectively, and each of said N groups having M unit display devices;

a common source of serial pixel binary data; and

each of said unit display devices including;

a display element array having first m drive lines, second n drive lines and m×

n display elements arranged at intersections of said first m drive lines and said second n drive lines;

serial shift register means having a data input, a data output, and m×

n stages for storing pixel binary data, said m×

n stages divided into n blocks each having m stages, only a first block of said shift register means having m parallel outputs;

switch circuit means coupled to a corresponding output line of said select signal supply means and responsive to a select signal for selectively coupling one of said pixel data source and said data output of said shift register means to said data input of said shift register means;

first driving circuit means responsive to said m parallel outputs of said first block of said shift register means for driving said first m drive lines of said display element array; and

second driving circuit means coupled to a corresponding output line of said clock pulse supply means and responsive to clock pulses for sequentially driving said second n drive lines of said display element array, comprising,

counter means for counting said clock pulses from said clock pulse signal supply means, and

decoder means having n outputs coupled to said n drive lines of said display element array and responsive to said counter means for sequentially producing driving signals on said n output thereof to sequentially drive said n drive lines of said display element array every time said counter means counts m clock pulses.

5. A display device according to claim 4, further comprising:

brightness control means responsive to a brightness control signal for controlling the brightness of said unit display devices.