Computer revision port

• US 4,649,514 A
• Filed: 11/30/1983
• Issued: 03/10/1987
• Est. Priority Date: 11/30/1983
• Status: Expired due to Term

• Current Assignee: Samsung Electronics Co. Ltd.
• Original Assignee: Tandy Corporation (RS Legacy Corp.)
• Inventors: Berger, Michael F.
• Primary Examiner(s): NOT, DEFINED
• Assistant Examiner(s): Niessen, William G.
• Application Number:
  US06/556,466
• Time in Patent Office: 1,196 Days
• Field of Search: 364/200 MS File, 364/900 MS File, 371/18, 371/19, 371/20, 371/15, 371/16
• US Class Current: 710/301
• CPC Class Codes: G06F 11/006 Identification G06F11/2289 takes precedence
• CPC Class Codes: G06F 13/385 for adaptation of a particular data processing system to different peripheral devices
• CPC Class Codes: G06F 9/44521 Dynamic linking or loading; Link editing at or after load time, e.g. Java class loading

Abstract

Circuitry for automatically configuring the operating system software of a computer is disclosed. The circuitry includes a revision port which generates a unique eight-bit code indicating the latest revision level of the main circuit board in the computer. Each time revisions are made in the board during manufacturing or each time a circuit board containing new revisions is put into the system by maintenance or service personnel, the eight-bit code generated by the port is changed. During the process of configuring the operating system software, the central processing unit reads the code generated by the port and uses the revision information to load and link software routines which will operate properly with the revised circuitry.

Claims

1. A computer system comprising,

a central processing unit having a control bus for transferring control signals between said central processing unit and various peripheral units and a data bus for transferring data between said central processing unit and the remainder of the computer system, said central processing unit being comprised of a plurality of circuit modules subject to circuit revisions and means for assembling operating systems software;

a programmable interface unit, said interface unit having a plurality of ports and being controlled by control signals on said control bus for transferring information between one of said ports and said data bus and for generating interface control signals at another of said ports when said central processing unit is assembling the operating system software;

a control decoder responsive to said interface control signals for generating an enable control signal,

a buffer circuit having a plurality of inputs and a plurality of outputs, said outputs being connected via said one of said ports of said programmable interface unit to said data bus in response to said enable control signal; and

means for generating at said inputs of said buffer circuit a code number corresponding to the revision level of said circuit modules;

said central processing unit including means for reading, during assembling of the operating system software, said code number from said data bus and for using said revision level information in said code number to load and link software routines which will operate properly with the revised circuit modules.

2. A computer system as defined in claim 1 wherein said means for generating a code number includes means for changing said code number when any of said circuit modules is revised.

3. A computer system as defined in claim 2 wherein said code number changing means comprises a plurality of jumper leads.