Adaptive rate multiplexer-demultiplexer

• US 4,658,152 A
• Filed: 12/04/1985
• Issued: 04/14/1987
• Est. Priority Date: 12/04/1985
• Status: Expired due to Fees

• Current Assignee: Bell Communications Research, Inc. (Telefonaktiebolaget LM Ericsson)
• Original Assignee: Bell Communications Research, Inc. (Telefonaktiebolaget LM Ericsson)
• Inventors: Walters, Stephen M.
• Primary Examiner(s): Olms, Douglas W.
• Assistant Examiner(s): KUNTZ, CURTIS A
• Application Number:
  US06/804,689
• Time in Patent Office: 496 Days
• Field of Search: 370/84, 370/112, 370/110.1, 370/79, 370/95, 370/85, 370/99
• US Class Current: 370/535
• CPC Class Codes: H04J 3/1629 Format building algorithm
• CPC Class Codes: H04J 3/1647 Subrate or multislot multiplexing

Abstract

A plurality of various rate digital subchannels are multiplexed onto a fixed rate channel by arranging the data bits from the subchannels into a framing structure consisting of j sets of i-tuples for ij bits per frame where the parameters i and j are mathematically determined as a junction of the rates of the subchannels and the rate of the fixed channel. Framing is maintained by setting each bit in the first i-tuple to ZERO and the last bit in each other i-tuple to ONE. A multiplexer-demultiplexer is described which is adaptive to the rates of the subchannels and the fixed channel in this frame structure and which can therefore be employed for any mix of subchannel and fixed channel rates. The multiplexer-demultiplexer includes a memory (204) for storing the bit assignment pattern for a frame structure configured for a particular mix of subchannel rates; plural subchannel interfaces (201-0--201-11) for storing bits directed to and from each channel and for clocking these bits onto and off the subchannels at their subchannel rates; and a kernel (203) which selects bits stored in the subchannel interfaces to form the multiplexed bit streams and distributes bits from the fixed channel to the subchannel interfaces in accordance with the stored bit assignment pattern. When a new bit assignment pattern is stored in the memory derived from a new combination of subchannel and fixed channel rates, the multiplexer-demultiplexer automatically adapts to the new frame structure and channel rates.

Claims

1. A multiplexer-demultiplexer for multiplexing a plurality of digital subchannels into a transmit bit stream on a fixed rate channel and for demultiplexing a receive bit stream from the fixed rate channel into the plurality of digital subchannels, the transmit and receive bit streams being organized in frames having a frame structure consisting of a fixed number of bits, the number of bits per frame being determined as a function of the rates of the digital subchannels and the rate of the fixed rate channel, said multiplexer-demultiplexer comprising,

memory means for storing the bit assignment pattern of the frame structure,

plural transmit and receive bit storage means, one transmit and one receive bit storage means associated with each one of the digital subchannels, each transmit bit storage means for storing bits from its associated digital subchannel to be multiplexed into the transmit bit stream and each receive bit storage for storing bits from the receive multiplexed bit stream to be distributed to its associated digital subchannel,

bit distribution means connected to said memory means, said plural transmit and receive bit storage means, and the fixed rate channel, for selecting in accordance with said stored bit assignment pattern bits from said plural transmit bit storage means to form said transmit bit stream and for distributing in accordance with said stored bit assignment pattern bits in said receive bit stream to said plural receive bit storage means, and

plural clocking means, one clocking means associated with each one of the digital subchannels for generating a clock signal that clocks bits between the one digital subchannel and the transmit and receive bit storage means associated with that one digital subchannel at the rate of the one subchannel, each of said plural clocking means each responsive to the frame structure for automatically generating its clock signal at the rate of the associated digital subchannel,

wherein said multiplexer-demultiplexer is adaptive to the frame structure stored in said memory means as a function of the rates of the plural digital subchannels and the fixed rate channel.

2. A multiplexer-demultiplexer in accordance with claim 1 wherein each frame contains j i-tuples of bits where i and j are mathematically determined as a function of the rates of the plurality of digital subchannels and the rate of the fixed rate channel, each bit in one of the j-tuples being a framing bit set to a first predetermined binary digit, and one bit at one end of the other j-1 i-tuples being a framing bit set to an opposite second binary digit, and in the remaining (i-1)(j-1) bit positions an integral number of bits from each of the digital subchannels being distributed in a predetermined pattern, said memory means containing for each bit in the frame either a code indicating that the bit is assigned to one of the digital subchannels, a first special code indicating that the bit is one of the framing bits set to said first binary digit, a second special code indicating that the bit is one of the framing bits set to said second binary digit, or a third special code indicating that the bit is the framing bit set adjacent in time to said one j-tuple that contains in each bit position the framing bits set at said first binary digit.

3. A multiplexer-demultiplexer in accordance with claim 2 wherein said bit distribution means comprises a receive counting means for counting bits in each frame in the receive bit stream, and a transmit counting means for counting bits in each frame in the transmit bit stream, said receive counting means and said transmit counting means supplying their counts to said memory means, said bit distribution means receiving from said memory means in response to each count said code indicating one of the plurality of digital subchannels or one of said three special codes.

4. A multiplexer-demultiplexer in accordance with claim 3 wherein said bit distribution means further comprises means for generating a clock signal at the rate of said fixed rate channel divided by the number of bits in each frame, wherein said clock signal is adaptive to the rate of said fixed rate channel and the frame structure stored in said memory means.

5. A multiplexer-demultiplexer in accordance with claim 3 wherein said bit distribution means further comprises means for forming said transmit bit stream by selecting in accordance with the count of said transmit counting means and the associated code in said memory means either a bit stored in the transmit bit storage means associated with that code or a framing bit.

6. A multiplexer-demultiplexer in accordance with claim 3 wherein said bit distribution means further comprises means for generating a direction signal to indicate for each bit the transmit or receive direction, and said multiplexer-demultiplexer further comprises plural control means each one associated with one of the digital subchannels and each responsive to the particular code of its associated subchannel and said direction signal for clocking a bit between the transmit bit storage means or the receive bit storage means of that subchannel and said bit distribution means when said bit distribution means receives said particular code from said memory means.

7. A multiplexer-demultiplexer in accordance with claim 4 wherein each of said clocking means comprises controllable oscillator means for generating a first clocking signal, means for dividing said first clocking signal by the number of bits from the associated subchannel per frame, comparing means for comparing the divided first clocking signal with said clock signal at the rate of said fixed rate channel divided by the total number of bits per frame to generate a control signal, said control signal driving said oscillator means to output said first clocking signal at the rate of the associated subchannel, wherein said first clocking signal automatically adapts to a new subchannel rate when a new frame structure derived from the new subchannel rate is stored in said memory means.

8. A multiplexer-demultiplexer in accordance with claim 1 wherein said memory means comprises means for storing the bit assignment patterns of plural frame structures, each frame structure being determined from other combinations of rates of the digital subchannels and the fixed rate channel.

9. A multiplexer-demultiplexer in accordance with claim 1 wherein the bit assignment pattern of the frame structure stored in said memory means is replaceable with a bit assignment pattern of other frame structures determined from different rates of the digital subchannels and the fixed rate channel.

10. A multiplexer for multiplexing a plurality of digital subchannels into a transmit bit stream on a fixed rate channel, the transmit bit stream being organized in frames having a frame structure consisting of a fixed number of bits, the number of bits being determined as a function of the rates of the digital subchannels and the rate of the fixed rate channel, said multiplexer comprising,

memory means for storing the bit assignment pattern of the frame structure,

plural bit storage means each one associated with one of the digital subchannels, each storage means for storing bits from the one digital subchannel to be multiplexed into the transmit bit stream,

bit distribution means connected to said memory means, said plural bit storage means, and the fixed rate channel, for selecting in accordance with said stored bit assignment pattern bits from said plural bit storage means to form said transmit bit stream, and

plural clocking means, one clocking means associated with each of the digital subchannels for generating a clock signal that clocks bits between the one digital subchannel and the bit storage means associated with that one subchannel at the rate of the one subchannel, each of said plural clocking means responsive to the frame structure for automatically generating its clock signal at the rate of the associated digital subchannel,

wherein said multiplexer is adaptive to the frame structure stored in said memory means as a function of the rates of the plural digital subchannels and the fixed rate channel.

11. A multiplexer in accordance with claim 10 wherein each frame contains j i-tuples of bits where i and j are mathematically determined as a function of the rates of the plurality of digital subchannels and the rate of the fixed rate channel, each bit in one of the j-tuples being a framing bit set to a first predetermined binary digit, and one bit at one end of the other j-1 i-tuples being a framing bit set to an opposite second binary digit, and in the remaining (i-1)(j-1) bit positions an integral number of bits from each of the digital subchannels being distributed in a predetermined pattern, said memory means containing for each bit in the frame either a code indicating that the bit is assigned to one of the digital subchannels, a first special code indicating that the bit is one of the framing bits set to said first binary digit, a second special code indicating that the bit is one of the framing bits set to said second binary digit, or a third special code indicating that the bit is the framing bit set adjacent in time to said one j-tuple that contains in each bit position the framing bits set at said first binary digit.

12. A multiplexer in accordance with claim 11 wherein said bit distribution means comprises transmit counting means for counting bits in each frame in the transmit bit stream, said transmit counting means supplying its count to said memory means, said bit distribution means receiving from said memory means in response to each count said code indicating one of the plurality of digital subchannels or one of said three special codes.

13. A multiplexer in accordance with claim 12 wherein said bit distribution means further comprises means for generating a clock signal at the rate of said fixed rate channel divided by number of bits in each frame, wherein said clock signal is adaptive to the rate of said fixed rate channel and the frame structure stored in said memory means.

14. A multiplexer in accordance with claim 12 wherein said bit distribution means further comprises means for forming said transmit bit stream by selecting in accordance with the count of said transmit counting means and the associated code in said memory means either a bit stored in the transmit bit storage means associated with that code or a framing bit.

15. A multiplexer in accordance with claim 12 further comprising plural control means each one associated with one of the digital subchannels and each responsive to the particular code of its associated subchannel for clocking a bit between the transmit bit storage means of that subchannel and said bit distribution means when said bit distribution means receives said particular code from said memory means.

16. A multiplexer in accordance with claim 13 wherein each of said clocking means comprises controllable oscillator means for generating a first clocking signal, means for dividing said first clocking signal by the number of bits from the associated subchannel per frame, comparing means for comparing the divided first clocking signal with said clock signal at the rate of said fixed rate channel divided by the total number of bits per frame to generate a control signal, said control signal driving said oscillator means to output said first clocking signal at the rate of the associated subchannel, wherein said first clocking signal automatically adapts to a new subchannel rate when a new frame structure derived from the new subchannel rate is stored in said memory means.

17. A multiplexer in accordance with claim 10 wherein said memory means comprises means for storing the bit assignment patterns of plural frame structures, each frame structure being determined from other combinations of rates of the digital subchannels and the fixed rate channel.

18. A multiplexer in accordance with claim 10 wherein the bit assignment pattern of the frame structure stored in said memory means is replaceable with a bit assignment pattern of other frame structures determined from different rates of the digital subchannels and the fixed rate channel.

19. A demultiplexer for demultiplexing a receive bit stream on a fixed rate channel into a plurality of digital subchannels, the receive bit stream being organized in frames having a frame structure consisting of a fixed number of bits, the number of bits being determined as a function of the rates of the digital subchannels and the rate of the fixed rate channel, said demultiplexer comprising,

memory means for storing the bit assignment pattern of the frame structure,

plural bit storage means each one associated with one of the digital subchannels, each storage means for storing bits from the receive multiplexed bit stream to be distributed to its associated subchannel,

bit distribution means connected to said memory means, said plural bit storage means, and the fixed rate channel, for distributing in accordance with said stored bit assignment pattern bits in said receive bit stream to said plural bit storage means, and

plural clocking means, one clocking means associated with each of the digital subchannels for generating a clock signal that clocks bits between the one digital subchannel and the bit storage means associated with that one subchannel at the rate of the one subchannel, each of said plural clocking means responsive to the frame structure for automatically generating its clock signal at the rate of the associated digital subchannel,

wherein said demultiplexer is adaptive to the frame structure stored in said memory means as a function of the rates of said plural digital subchannels and fixed rate channel.

20. A demultiplexer in accordance with claim 19 wherein each frame contains j i-tuples of bits where i and j are mathematically determined as a function of the rates of the plurality of digital subchannels and the rate of the fixed rate channel, each bit in one of the j-tuples being a framing bit set to a first predetermined binary digit, and one bit at one end of the other j-1 i-tuples being a framing bit set to an opposite second binary digit, and in the remaining (i-1)(j-1) bit positions an integral number of bits from each of the digital subchannels being distributed in a predetermined pattern, said memory means containing for each bit in the frame either a code indicating that the bit is assigned to one of the digital subchannels, a first special code indicating that the bit is one of the framing bits set to said first binary digit, a second special code indicating that the bit is one of the framing bits set to said second binary digit, or a third special code indicating that the bit is the framing bit set adjacent in time to said one j-tuple that contains in each bit position the framing bits set at said first binary digit.

21. A demultiplexer in accordance with claim 20 wherein said bit distribution means comprises a receive counting means for counting bits in each frame in the receive bit stream, said receive counting means supplying its count to said memory means, said bit distribution means receiving from said memory means in response to each count said code indicating one of the plurality of digital subchannels or one of said three special codes.

22. A demultiplexer in accordance with claim 21 wherein said bit distribution means further comprises means for generating a clock signal at the rate of said fixed rate channel divided by number of bits in each frame, wherein said clock signal is adaptive to the rate of said fixed rate channel and the frame structure stored in said memory means.

23. A demultiplexer in accordance with claim 21 further comprising plural control means each one associated with one of the digital subchannels and each responsive to the particular code of its associated subchannel for clocking a bit between the receive bit storage means of that subchannel and said bit distribution means when said bit distribution means receives said particular code from said memory means.

24. A demultiplexer in accordance with claim 22 wherein each of said clocking means comprises controllable oscillator means for generating a first clocking signal, means for dividing said first clocking signal by the number of bits from the associated subchannel per frame, comparing means for comparing the divided first clocking signal with said clock signal at the rate of said fixed rate channel divided by the total number of bits per frame to generate a control signal, said control signal driving said oscillator means to output said first clocking signal at the rate of the associated subchannel, wherein said first clocking signal automatically adapts to a new subchannel rate when a new frame structure derived from the new subchannel rate is stored in said memory means.

25. A demultiplexer in accordance with claim 19 wherein said memory means comprises means for storing the bit assignment patterns of plural frame structures, each frame structure being determined from other combinations of rates of the digital subchannels and the fixed rate channel.

26. A demultiplexer in accordance with claim 19 wherein the bit assignment pattern of the frame structure stored in said memory means is replaceable with a bit assignment pattern of other frame structures determined from different rates of the digital subchannels and the fixed rate channel.