Programmable logic storage element for programmable logic devices
First Claim
1. In a programmable logic array device including a programmable AND array which responds to input data signals and develops predetermined product terms, an OR array responsive to the said product terms and operative to develop corresponding logic signals, and logic storage means for temporarily storing said logic signals and either outputting them to output terminals or returning them to said AND array, an improved logic storage means comprising:
- flip-flop means having first terminal means for receiving a next state logic signal, second terminal means for receiving a clock signal, and output terminal means; and
control logic circuit means having third terminal means coupled to said output terminal means for receiving a feedback signal, fourth terminal means for receiving an invert control signal, fifth terminal means for receiving a toggle control signal, sixth terminal means connected to said first terminal means, and input terminal means for receiving logic signals from said OR array, said control logic circuit means being responsive to said feedback signal, said invert control signal and said toggle control signal, and operative to develop on said sixth terminal means a signal having a predetermined relationship to the logic signal input on said input terminal means, whereby said flip-flop means and said control logic circuit means may be selectively caused to emulate particular types of flip-flop means determined at least in part by said invert control signal and said toggle control signal.
2 Assignments
0 Petitions
Accused Products
Abstract
A storage element for use in a logic array including a flip-flop device and a complex logic circuit interconnected in such a way that the output of the complex logic circuit is an input to the flip-flop. A Toggle Flip-Flop Control (TFFC) signal, an invert control (INV) signal, and a clock (CLK) signal are also inputs to the complex logic circuit. The output of the flip-flop connects to an output pad, an internal direct feedback line which is one of the means by which the flip-flop is connected to the comples logic circuit, and an external feedback bus which leads back to an associated AND-OR array. The inptu to the complex logic circuit is generated by the standard AND-OR array which is programmable to some degree.
260 Citations
15 Claims
-
1. In a programmable logic array device including a programmable AND array which responds to input data signals and develops predetermined product terms, an OR array responsive to the said product terms and operative to develop corresponding logic signals, and logic storage means for temporarily storing said logic signals and either outputting them to output terminals or returning them to said AND array, an improved logic storage means comprising:
-
flip-flop means having first terminal means for receiving a next state logic signal, second terminal means for receiving a clock signal, and output terminal means; and control logic circuit means having third terminal means coupled to said output terminal means for receiving a feedback signal, fourth terminal means for receiving an invert control signal, fifth terminal means for receiving a toggle control signal, sixth terminal means connected to said first terminal means, and input terminal means for receiving logic signals from said OR array, said control logic circuit means being responsive to said feedback signal, said invert control signal and said toggle control signal, and operative to develop on said sixth terminal means a signal having a predetermined relationship to the logic signal input on said input terminal means, whereby said flip-flop means and said control logic circuit means may be selectively caused to emulate particular types of flip-flop means determined at least in part by said invert control signal and said toggle control signal. - View Dependent Claims (2, 3, 4)
-
-
5. A programmable logic array device comprising:
-
programmable AND array means which responds to input data signals and develops predetermined product terms; OR array means responsive to the said product terms and operative to develop corresponding logic signals, and logic storage means for temporarily storing said logic signals and either outputting them to output terminals or returning them to said AND array, said logic storage means including; flip-flop means having first terminal means for receiving a next state logic signal, second terminal means for receiving a clock signal, and output terminal means; and control logic circuit means having third terminal means coupled to said output terminal means for receiving a feedback signal, fourth terminal means for receiving an invert control signal, fifth terminal means for receiving a toggle control signal, sixth terminal means connected to said first terminal means, and input terminal means for receiving logic signals from said OR array, said control logic circuit means being responsive to said feedback signal, said invert control signal and said toggle control signal, and operative to develop on said sixth terminal means a signal having a predetermined relationship to the logic signal input on said input terminal means, whereby said flip-flop means and said control logic circuit means may be selectively caused to emulate particular types of flip-flop means determined at least in part by said invert control signal and said toggle control signal. - View Dependent Claims (6, 7, 8)
-
-
9. In a programmable logic array device including a programmable AND array which responds to input data signals and develops corresponding product term signals, an OR array which is responsive to said product term signals and is operative to develop a corresponding SUMTERM signal at its output, and logic storage means for receiving and temporarily storing said SUMTERM signal and for presently outputting a present state logic signal Q having a predetermined logical relationship to a previously input SUMTERM signal, and for subsequently outputting a next state logic signal Q+, an improved logic storage means comprising:
-
flip-flop means having first terminal means for receiving a next state logic signal Q+, second terminal means for receiving a clock signal, and output terminal means for developing a present state output signal Q; and programmable control circuit means responsive to said SUMTERM signal and said present state logic signal Q and operative to develop a next state logic signal Q+, in accordance with one of the following tables selected from the group consisting of
space="preserve" listing-type="tabular"> TABLE A______________________________________SUMTERM Q Q+______________________________________0 0 00 1 01 0 11 1 1,______________________________________
space="preserve" listing-type="tabular"> TABLE B______________________________________SUMTERM Q Q+______________________________________0 0 10 1 11 0 01 1 0,______________________________________
space="preserve" listing-type="tabular"> TABLE C______________________________________SUMTERM Q Q+______________________________________0 0 00 1 11 0 11 1 0, and______________________________________
space="preserve" listing-type="tabular"> TABLE D______________________________________SUMTERM Q Q+______________________________________0 0 10 1 01 0 01 1 1.______________________________________ - View Dependent Claims (10, 11, 12, 13, 14, 15)
-
Specification