Firmware transitional programmable sequential logic controller
First Claim
1. A transitional programmable sequential logic controller for the sequential control of a number of operation variables associated with external devices in a controlled installation and following a control sequence having a number of successive stages wherein each stage uniquely defines a known combination of operational variables associated with the external devices in the controlled installation wherein the next possible stages from a given stage in the control sequence are mutually exclusive and the actual next stage is determined by the current stage and a transition signal associated with at least one of the external devices and system components comprising the controlled installation, said controller comprising:
- scanning pulse generator means arranged to generate N scanning pulses at regularly offset times;
input detection circuit means comprising N input signal transition detector means, each of said transition detector means being adapted to accept a distinct input variable signal associated with one of an external device and system component as well as a respective one of said scanning pulses to detect a transition in said input variable signal occurring substantially simultaneously with a respective one of said N scanning pulses;
means for producing a stage address signal corresponding to the detection of a transition in an input variable signal when at least one input transition occurs during the scanning cycle, said stage address signal being generated immediately upon the occurrence and detection of a transition associated with an input signal;
sequential memory means having a number of storage locations for storing data identifying each of the stages in the control sequence, each of the different storage locations being identified and addressable by a respective address defined by at least one input variable signal transition, said sequential memory means being adapted to accept said address signals from the N transition detectors and for providing identification data representative of a new stage in response to each address signal, and output function memory means for storing output function data defining the commands for the external devices under control, said output function memory means coupled to the sequential memory means and being adapted to accept the next stage identification data from the sequential memory means and for providing a corresponding set of command signals to control the operation of the corresponding external devices.
1 Assignment
0 Petitions
Accused Products
Abstract
An apparatus for controlling external devices in a controlled installation following a control sequence includes a scanning pulse generator arranged to generate scanning pulses at regularly offset times, and an input detection circuit comprising transition detectors each of which detectors is adapted to accept a distinct input variable signal associated with an external device or system component and a respective one of said scanning pulses to detect a transition or change of state of the input variable signal. An address signal is produced substantially immediately for accessing a sequential memory in response to the presence of a respective one of said scanning pulses and an input transition. The sequential memory stores data identifying the stages in the control sequence wherein the different storage locations are designated by a respective address defined by the particular input channel and a given stage. The sequential memory is arranged to accept the address signals from the transition detectors at the time an input transition occurs to provide the new stage data in response to each such transition and corresponding address signal. An output function memory stores the command signals for the external devices under control of the apparatus and responds to the new stage data from the sequential memory and level or alarm signals from the controlled installation to provide the associated command signal.
13 Citations
6 Claims
-
1. A transitional programmable sequential logic controller for the sequential control of a number of operation variables associated with external devices in a controlled installation and following a control sequence having a number of successive stages wherein each stage uniquely defines a known combination of operational variables associated with the external devices in the controlled installation wherein the next possible stages from a given stage in the control sequence are mutually exclusive and the actual next stage is determined by the current stage and a transition signal associated with at least one of the external devices and system components comprising the controlled installation, said controller comprising:
scanning pulse generator means arranged to generate N scanning pulses at regularly offset times;
input detection circuit means comprising N input signal transition detector means, each of said transition detector means being adapted to accept a distinct input variable signal associated with one of an external device and system component as well as a respective one of said scanning pulses to detect a transition in said input variable signal occurring substantially simultaneously with a respective one of said N scanning pulses;
means for producing a stage address signal corresponding to the detection of a transition in an input variable signal when at least one input transition occurs during the scanning cycle, said stage address signal being generated immediately upon the occurrence and detection of a transition associated with an input signal;
sequential memory means having a number of storage locations for storing data identifying each of the stages in the control sequence, each of the different storage locations being identified and addressable by a respective address defined by at least one input variable signal transition, said sequential memory means being adapted to accept said address signals from the N transition detectors and for providing identification data representative of a new stage in response to each address signal, and output function memory means for storing output function data defining the commands for the external devices under control, said output function memory means coupled to the sequential memory means and being adapted to accept the next stage identification data from the sequential memory means and for providing a corresponding set of command signals to control the operation of the corresponding external devices.- View Dependent Claims (2, 3, 4, 5, 6)
Specification