×

Switched capacitor rectifier circuit

  • US 4,704,545 A
  • Filed: 07/03/1985
  • Issued: 11/03/1987
  • Est. Priority Date: 08/28/1984
  • Status: Expired due to Term
First Claim
Patent Images

1. A rectifier circuit comprising:

  • an input terminal for receiving an AC input signal;

    an output terminal for providing a DC output signal;

    a level detector circuit connected to the input terminal for generating a control signal having a logic level indicating whether the input signal is greater than a predetermined level;

    an equivalent resistance circuit connected to the input and output terminals, including,a capacitor having a first and a second plate, andswitching means that can be set in four modes for coupling the first plate to the input terminal and the second plate to the output terminal when set in a first mode, for uncoupling the first plate from the input terminal and the second plate from the output terminal when set in a second mode, for coupling the first plate to the input terminal and uncoupling the second plate from the output terminal when set in a third mode, and for uncoupling the first plate from the input terminal and coupling the second plate to the output terminal when set in a fourth mode,in which alternately setting the switching means in the first and second modes causes the equivalent resistance circuit to function as a positive resistor by charging the capacitor with a current flowing between the scond plate and the output terminal in a single direction at times when the switching means is set in the first mode, andin which alternately setting the switching means in the third and fourth modes causes the equivalent resistance circuit to function as a negative resistor by discharging the capacitor with a current flowing between the second plate and the output terminal in said single direction at times when the switching means is set in the fourth mode; and

    select circuit means, responsive to the logic level of the control signal from the level detector circuit, for alternately setting the switching means in the first and second modes at times when the control signal is at one logic level, and for alternately setting the switching means in the third and fourth modes at times when the control signal is at another logic level.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×