High power MOSFET with low on-resistance and high breakdown voltage
DCFirst Claim
1. The method of manufacture of a high power MOSFET device which comprises the steps of:
- (a) forming an insulation coating on the upper surface of a flat chip of a monocrystalline semiconductor of one of the conductivity types;
(b) opening at least first and second spaced windows in said insulation coating which have at least first respective portions thereof which are elongated and parallel to one another;
(c) applying impurity carriers of a conductivity type opposite said one conductivity type to said upper surface which is exposed by said first and second windows and heating said chip to cause said carriers to diffuse into said chip to form first and second respective regions of said opposite conductivity type in said chip which have a first depth;
(d) opening at least third and fourth spaced windows in any insulation coating on said upper surface which are coextensive with and adjacent to said first and second windows;
said third and fourth windows being disposed inwardly of the space between said first and second windows and being laterally removed from atop said first and second regions respectively;
(e) applying impurity carriers of said opposite conductivity type to said upper surface which is exposed by said third and fourth windows and heating said chip to cause said carriers to diffuse into said chip to form third and fourth respective regions of said opposite conductivity type which are continuous with the adjacent sides of said first and second regions respectively but are shallower than said first and second regions;
the opposite edges of parallel portions of said third and fourth regions being laterally diffused until they are spaced from one another by a given distance by a common neck region of said one conductivity type of said chip;
(f) applying impurity carriers of said one conductivity type to said upper surface which is exposed by said third and fourth windows and heating said chip to cause said carriers from said one conductivity type to diffuse into said third and fourth regions for only a portion of the depth and width of said third and fourth regions to define first and second source regions;
said first and second source regions having facing edges which are spaced from said common neck region, thereby to define first and second channel regions in said third and fourth regions respectively;
(g) and forming an insulated gate means atop said upper surface and over said first and second channel regions, and forming source electrode means on said source regions and drain electrode means on the surface of said chip which is opposite said upper surface.
3 Assignments
Litigations
0 Petitions
Reexamination
Accused Products
Abstract
A high power MOSFET is disclosed in which two laterally spaced sources each supply current through respective channels in one surface of a semiconductor chip which are controlled by the same gate. The channels lead from the source electrodes to a relatively low resistivity region and from there to a relatively high resistivity epitaxially formed region which is deposited on a high conductivity substrate. The drain electrode may be either on the opposite surface of the chip or laterally displaced from and on the same side as the source regions. The epitaxially deposited semiconductor material immediately adjacent and beneath the gate and in the path from the sources to the drain has a relatively high conductivity, thereby to substantially reduce the on-resistance of the device without effecting the breakdown voltage of the device. The breakdown voltage of the device is substantially increased by forming a relatively deep p-type diffusion with a large radius in the n-type epitaxial layer beneath each of the sources.
101 Citations
7 Claims
-
1. The method of manufacture of a high power MOSFET device which comprises the steps of:
-
(a) forming an insulation coating on the upper surface of a flat chip of a monocrystalline semiconductor of one of the conductivity types; (b) opening at least first and second spaced windows in said insulation coating which have at least first respective portions thereof which are elongated and parallel to one another; (c) applying impurity carriers of a conductivity type opposite said one conductivity type to said upper surface which is exposed by said first and second windows and heating said chip to cause said carriers to diffuse into said chip to form first and second respective regions of said opposite conductivity type in said chip which have a first depth; (d) opening at least third and fourth spaced windows in any insulation coating on said upper surface which are coextensive with and adjacent to said first and second windows;
said third and fourth windows being disposed inwardly of the space between said first and second windows and being laterally removed from atop said first and second regions respectively;(e) applying impurity carriers of said opposite conductivity type to said upper surface which is exposed by said third and fourth windows and heating said chip to cause said carriers to diffuse into said chip to form third and fourth respective regions of said opposite conductivity type which are continuous with the adjacent sides of said first and second regions respectively but are shallower than said first and second regions;
the opposite edges of parallel portions of said third and fourth regions being laterally diffused until they are spaced from one another by a given distance by a common neck region of said one conductivity type of said chip;(f) applying impurity carriers of said one conductivity type to said upper surface which is exposed by said third and fourth windows and heating said chip to cause said carriers from said one conductivity type to diffuse into said third and fourth regions for only a portion of the depth and width of said third and fourth regions to define first and second source regions;
said first and second source regions having facing edges which are spaced from said common neck region, thereby to define first and second channel regions in said third and fourth regions respectively;(g) and forming an insulated gate means atop said upper surface and over said first and second channel regions, and forming source electrode means on said source regions and drain electrode means on the surface of said chip which is opposite said upper surface. - View Dependent Claims (2, 3, 7)
-
-
4. The method of manufacture of a high power MOSFET device which comprises the steps of:
-
(a) forming an insulation coating on the upper surface of a flat chip of a monocrystalline semiconductor of one of the conductivity types; (b) opening at least first and second spaced windows in said insulation coating which have at least first respective portions thereof which are elongated and parallel to one another; (c) applying impurity carriers of a conductivity type opposite said one conductivity type to said upper surface which is exposed by said first and second windows and heating said chip to cause said carriers to diffuse into said chip to form first and second respective regions of said opposite conductivity type in said chip which have a first depth; (d) opening at least third and fourth spaced windows in said insulation coating on said upper surface which are coextensive with and adjacent to said first and second windows respectively;
said third and fourth windows being disposed inwardly of the space between said first and second windows and being laterally removed from atop said first and second regions respectively;(e) applying impurity carriers of said one conductivity type to said upper surface through said third and fourth windows and heating said chip to cause said impurity carriers of said one conductivity type to diffuse into said chip to form relatively highly doped regions of said one conductivity type which spread laterally until they join one another in a common neck region beneath said insulation coating which is between said third and fourth windows; (f) applying impurity carriers of said opposite conductivity type to said upper surface which is exposed by said third and fourth windows and heating said chip to cause said carriers to diffuse into said chip to form third and fourth respective regions of said opposite conductivity type which are continuous with the adjacent sides of said first and second regions respectively but are shallower than said first and second regions;
the opposite edges of parallel portions of said third and fourth regions being laterally diffused until they are spaced from one another by a given distance by said common neck region of said one conductivity type of said chip;(g) applying impurity carriers of said one conductivity type to said upper surface which is exposed by said third and fourth windows and heating said chip to cause said carriers from said one conductivity type to diffuse into said third and fourth regions for only a portion of the depth and width of said third and fourth regions to define first and second source regions;
said first and second source regions having facing edges which are spaced from said common neck region, thereby to define first and second channel regions in said third and fourth regions respectively;(h) and forming an insulated gate means atop said upper surface and over said first and second channel regions, and forming source electrode means on said source regions and drain electrode means on the surface of said chip which is opposite said upper surface. - View Dependent Claims (5, 6)
-
Specification