Programmable interval timer with lock means
First Claim
1. A programmable interval timer for generating an error signal when a timing signal is received outside a predetermined time frame, comprising:
- timer means having minimum and maximum timing intervals determining said predetermined time frame and responsive to first and second data input signals for setting said minimum and maximum timing intervals, respectively, and further responsive to first and second timing signals for generating a first output signal when the time interval between said first and second timing signals is less than said minimum timing interval and a second output signal when the time interval between said first and second timing signals is greater than said maximum timing interval;
latch means for generating said error signal in response to one of said first and second output signals; and
lock means connected to said timer means and responsive to a first receipt of one of said first and second timing signals for preventing said timer means from responding to one of said first and second data input signals.
1 Assignment
0 Petitions
Accused Products
Abstract
A programmable interval timer (100) for generating an error signal when a timing signal is received outside a predetermined time frame. The timer includes a timer circuit (104) having programmable minimum and maximum timing intervals for determining the predetermined time frame. These timing intervals are programmed into the timer circuit in response to data input signals indicative of the timing intervals from, for example, a microprocessor. The timer circuit generates one output signal when the time interval between two consecutively received timing signals is less than the minimum timing interval. Another output signal is generated when the time interval is greater than the maximum timing interval. An error signal latch generates the error signal when it receives either one of the two timer circuit output signals. Also included is a lock circuit (102) for preventing the timer circuit from responding to any data input signals after the first timing signal is received. Lastly, an indicator latch (103) is also provided to indicate to, for example, a central processing unit that an error signal has been sent to the microprocessor. A reset signal from the central processing unit resets the indicator latch and unlocks the lock circuit to reprogram the minimum and maximum timing intervals.
-
Citations
12 Claims
-
1. A programmable interval timer for generating an error signal when a timing signal is received outside a predetermined time frame, comprising:
-
timer means having minimum and maximum timing intervals determining said predetermined time frame and responsive to first and second data input signals for setting said minimum and maximum timing intervals, respectively, and further responsive to first and second timing signals for generating a first output signal when the time interval between said first and second timing signals is less than said minimum timing interval and a second output signal when the time interval between said first and second timing signals is greater than said maximum timing interval; latch means for generating said error signal in response to one of said first and second output signals; and lock means connected to said timer means and responsive to a first receipt of one of said first and second timing signals for preventing said timer means from responding to one of said first and second data input signals. - View Dependent Claims (2, 3)
-
-
4. A lockable, programmable interval timer comprising:
-
programmable means having a minimum timing interval and responsive to a data input signal for setting said minimum timing interval and further responsive to first and second timing signals for generating an error signal when the time interval between said first and second timing signals is less than said minimum timing interval, and lock means when in a locked state for preventing said programmable means from responding to any data input signal, said lock means assuming said locked state in response to said first timing signal.
-
-
5. A lockable, programmable interval timer comprising:
-
programmable means having a maximum timing interval and responsive to a first data input signal for setting said maximum timing interval and further responsive to first and second timing signals for generating an error signal when the time interval between said first and second timing signals is greater than said maximum timing interval, and lock means when in a locked state for preventing said programmable means from responding to any data input signal, said lock means assuming said locked state in response to said first timing signal. - View Dependent Claims (6, 7)
-
-
8. A lockable, programmable interval timer for generating an error signal when a timing signal is outside a predetermined time frame, comprising:
-
programmable means having minimum and maximum timing intervals determining said predetermined time frame and responsive to first and second data input signals for setting said minimum and maximum timing intervals, respectively, and further responsive to first and second timing signals for generating said error signal when at least one of said first and second timing signals is received outside of said predetermined time frame, and lock means connected to said programmable means and when in a locked state for preventing said programmable means from responding to any data input signal, said lock means assuming said locked state in response to a first receipt of one of said timing signals.
-
-
9. A lockable, programmable interval timer for generating an error signal when a timing signal is outside a predetermined time frame, comprising:
-
timer means having minimum and maximum timing intervals determining said predetermined time frame and responsive to first and second data input signals for setting said minimum and maximum timing intervals, respectively, and further responsive to first and second timing signals for generating a first output signal when the time interval between said first and second timing signals is less than said minimum timing interval and a second output signal when the time interval between said first and second timing signals is greater than said maximum timing interval; latch means for generating said error signal in response to one of said first and second output signals; and lock means connected to said timer means and when in a locked state for preventing said timer means from responding to any data input signal, said lock means assuming said locked state in response to a first receipt of one of said timing signals. - View Dependent Claims (10, 11, 12)
-
Specification