Interconnect scheme for shared memory local networks

• US 4,710,868 A
• Filed: 06/29/1984
• Issued: 12/01/1987
• Est. Priority Date: 06/29/1984
• Status: Expired due to Term

• Current Assignee: International Business Machines Corporation
• Original Assignee: International Business Machines Corporation
• Inventors: Hailpern, Brent T., Cocke, John
• Primary Examiner(s): NOT, DEFINED
• Assistant Examiner(s): Eakman, Christina
• Application Number:
  US06/626,260
• Time in Patent Office: 1,250 Days
• Field of Search: 364/200 MS File, 364/900 MS File
• US Class Current: 710/316
• CPC Class Codes: G06F 12/0692 Multiconfiguration, e.g. local and global addressing
• CPC Class Codes: G06F 13/1663 Access to shared memory
• CPC Class Codes: G06F 15/17375 One dimensional, e.g. linear array, ring

Abstract

A plurality of intelligent work stations are provided access to a shared memory through a switching hierarchy including a first array of mapping boxes for receiving a first address from an intelligent work station and including a virtual address and offset and for converting the virtual address into a terminal switch port designation and logical address, a first switch for forwarding the logical address and offset to the designated terminal switch port, a second array of mapping boxes for receiving the logical address and offset and for converting the logical address into a memory switch port designation and physical address, and a second switch for forwarding the physical address and offset to the designated memory switch port as an address to the shared memory.

Claims

1. A data processing system of the type including a plurality of intelligent terminals, a shared memory, and interconnect means for providing access to said shared memory by said intelligent terminals, said interconnect means comprising:

a plurality of first mapping boxes for receiving first addresses from said intelligent terminals, said first addresses including a virtual address and offset, and for converting said virtual addresses to respective terminal switch port designations and logical addresses;

a first switch having a plurality of first switch ports coupled to said first mapping boxes and having a plurality of second switch ports, said first switch for forwarding said logical addresses and offsets as second addresses to respective second switch ports corresponding to said terminal switch port designations;

a plurality of second mapping boxes for receiving said second addresses and converting said second addresses to respective memory switch port designations and physical addresses; and

a second switch having a plurality of first switch ports for receiving said memory switch port designations and physical addresses and having a plurality of second switch ports connected to address inputs of said shared memory, said second switch for forwarding said physical addresses and offsets to respective second ports of said second switch corresponding to said memory switch port designations.

2. A data processing system as defined in claim 1, wherein said shared memory comprises a plurality of memory modules each having at least one input port coupled to a respective one of said second ports of said second switch.

3. A data processing system as defined in claim 1, wherein each of said first mapping boxes includes translation table means for conversion of a plurality of different virtual addresses to respective combinations of terminal switch port designation and logical address, and wherein each of said second mapping boxes includes translation table means for conversion of a plurality of different logical addresses to respective combinations of memory switch port designation and physical address.

4. A data processing system as defined in claim 1, wherein said interconnect means provides each of said intelligent terminals with a plurality of different capabilities, e.g., classes of access, which can be used in accessing said shared memory, each first mapping box including at least a first register addressable by a virtual address from its associated intelligent terminal and a translation table of a plurality of capabilities currently available for use by said associated terminal, said translation table indicating the terminal switch port designation and logical address corresponding to each said capability, said associated intelligent terminal including means for loading into said first register a value representing a requested capability, said first mapping box including conversion means coupled to said translation table for, upon receiving a subsequent first address from said associated intelligent terminal with a virtual address designating said first register, converting said virtual address to a terminal switch port designation and logical address in accordance with the contents of said first register.

5. A data processing system as defined in claim 4, wherein said translation table means in said first mapping box is a partial list of all capabilities currently available to said associated intelligent terminal, said system further including means for maintaining a master list of all capabilities currently available to said associated intelligent terminal, said first mapping box including means for checking said master list when a requested capability is not found in said translation table.

6. A data processing system as defined in claim 4, wherein each said intelligent terminal includes means for issuing a request for a capability not currently available to each said intelligent terminal, said system further including processor means (34, 36) responsive to said request for allocating a predetermined area of said shared memory to the use of said requested capability, said processor means loading into said translation table in one of said second mapping boxes the memory switch port designation and physical address corresponding to said allocated memory area together with the logical address corresponding to the requested capability, and loading into the translation table in one of said first mapping boxes a capability designation together with a terminal switch port designation and logical address corresponding to said requested capability.

7. A data processing system as defined in claim 1, wherein each said intelligent terminal includes at least a keyboard, monitor, microprocessor and bus means for coupling said intelligent terminal to said interconnect means, and wherein said shared memory, interconnect means and microprocessor are centrally located while said keyboards and monitors of said intelligent terminals are remotely located at physically separate locations from said microprocessors.