Non-linear signal processing apparatus

• US 4,730,165 A
• Filed: 09/09/1985
• Issued: 03/08/1988
• Est. Priority Date: 09/12/1984
• Status: Expired due to Term

• Current Assignee: Matsushita Electric Industrial Company Limited (Panasonic Holdings Corporation)
• Original Assignee: Matsushita Electric Industrial Company Limited (Panasonic Holdings Corporation)
• Inventors: Nishino, Masakazu, Hashimoto, Kiyokazu
• Primary Examiner(s): Miller, Stanley D.
• Assistant Examiner(s): Davis, B. P.
• Application Number:
  US06/773,673
• Time in Patent Office: 911 Days
• Field of Search: 307/494, 307/490, 307/542, 333/14, 333/15, 455/72, 328/142
• US Class Current: 327/356
• CPC Class Codes: H03G 7/007 of digital or coded signals
• CPC Class Codes: H04N 5/21 Circuitry for suppressing or minimising disturbance, e.g. moiré or halo
• CPC Class Codes: H04N 5/923 using preemphasis of the signal before modulation and deemphasis of the signal after demodulation volume compression or expansion in amplifiers in general H03G7/00

Abstract

A non-linear signal processing apparatus used in a video tape recorder or a video disk player is disclosed. The time variation of an input signal or a processed version thereof is non-linearly processed by a differential circuit and a closed loop including a non-linear circuit. The non-linearly processed time variation of the signal or a processed version thereof is arithmetically combined with the input signal. Thus, the same non-linear characteristic as that obtained by the prior art analog signal technique is attained by the digital signal processing technique, which is superior in integrity and stability. By appropriately selecting the characteristic of the non-linear circuit, better results than those obtainable by the analog signal processing technique are achieved.

Claims

1. A non-linear signal processing apparatus comprising:

a first signal processing circuit for processing an apparatus input signal in a predetermined manner to provide an output signal;

a non-linear signal processing network including a differential circuit for generating an output signal by extracting a variation in a predetermined time period from the output signal of said first signal processing circuit, a non-linear circuit for receiving an input signal and for generating in response thereto an output signal having an amplitude that is non-linearly compressed in accordance with the amplitude of the input signal to the non-linear circuit, a delay circuit for generating an output signal by delaying the output signal of said non-linear circuit by a predetermined time period, an adder circuit for combining the output signal of said delay circuit and the output signal of said differential circuit and supplying the combined signal to said non-linear circuit as the input signal received by the non-linear circuit, and a multiplier circuit for multiplying the output signal of said non-linear circuit by a predetermined factor to provide an output signal of said non-linear signal processing network, wherein said non-linear circuit has a multiplication factor that is non-linear, said output signal of said non-linear circuit being not only outputted through said multiplier circuit to exhibit a first compression effect, but also being fed back through said delay circuit to increase a second compression effect;

a second signal processing circuit for processing the output signal of said non-linear signal processing network in a predetermined manner to provide an output signal; and

an arithmetic operation circuit for arithmetically combining the output signal of said second signal processing circuit and said apparatus input signal.

2. A non-linear signal processing apparatus according to claim 1 wherein said non-linear circuit produces an output signal compressed at a constant compression factor when the amplitude of the input signal applied to said non-linear circuit is small, and as the amplitude of the input signal increases, said non-linear circuit produces an output signal compressed at a larger compression factor than said constant compression factor, the amplitude of the output signal for an input signal of predetermined amplitude being no larger than the amplitude of the output signal for an input signal having an amplitude larger than the predetermined amplitude.

3. A non-linear signal processing apparatus according to claim 2 wherein said arithmetic operation circuit adds the output signal of said second signal processing circuit and said apparatus input signal.

4. A non-linear signal processing apparatus according to claim 3 wherein said first signal processing circuit has an emphasis characteristic and said second signal processing circuit has a high-pass filter characteristic.

5. A non-linear signal processing apparatus according to claim 3 wherein said first signal processing circuit has a high-pass filter characteristic and said second signal processing circuit has a high-pass filter characteristic.

6. A non-linear signal processing apparatus according to claim 2 wherein said arithmetic operation circuit subtracts the output of said second signal processing circuit from said apparatus input signal.

7. A non-linear signal processing apparatus according to claim 2 wherein said arithmetic operation circuit comprises means for selectively adding the output signal of said second signal processing circuit to said apparatus input signal and for selectively subtracting the output signal of said second signal processing circuit from said apparatus input signal.

8. A non-linear signal processing apparatus according to claim 1 wherein said non-linear circuit produces an output signal compressed at a constant compression factor when the amplitude of the input signal applied to said non-linear circuit is small, and as the amplitude of the input signal increases, said non-linear circuit produces an output signal compressed at a larger compression factor than said constant compression factor, and as the amplitude of the input signal becomes still larger, said non-linear circuit produces an output signal sufficiently compressed or produces no output.

9. A non-linear signal processing apparatus according to claim 8 wherein said differential circuit limits the amplitude of the variation when the amplitude of the variation is higher than a predetermined level.

10. A non-linear signal processing apparatus comprising:

a first signal processing circuit for processing an apparatus input signal in a predetermined manner to provide an output signal;

a non-linear signal processing network including a differential circuit for generating an output signal by extracting a variation in a predetermined time period from the output signal of said first signal processing circuit, a non-linear circuit for receiving an input signal and for generating in response thereto an output signal having an amplitude that is non-linearly compressed in accordance with the amplitude of the input signal to the non-linear circuit, a delay circuit for generating an output signal by delaying the output signal of said non-linear circuit by a predetermined time period, an adder circuit for combining the output signal of said delay circuit and the output signal of said differential circuit and supplying the combined signal to said non-linear circuit as the input signal received by the non-linear circuit, and a multiplier circuit for multiplying the output signal of said non-linear circuit by a predetermined factor to provide an output signal of said non-linear processing network, wherein said non-linear circuit has a multiplication factor that is non-linear, said output signal of said non-linear circuit being not only outputted through said multiplier circuit to exhibit a first compression effect, but also being fed back through said delay circuit to increase a second compression effect; and

an arithmetic operation circuit for arithmetically combining the output signal of said non-linear signal processing network and said apparatus input signal.

11. A non-linear signal processing apparatus according to claim 10 wherein said non-linear circuit produces an output signal compressed at a constant compression factor when the amplitude of the input signal applied to said non-linear circuit is small, and as the amplitude of the input signal increases, said non-linear circuit produces an output signal compressed at a larger compression factor than said constant compression factor, the amplitude of the output signal for an input signal of predetermined amplitude being no larger than the amplitude of the output signal for an input signal having an amplitude larger than the predetermined amplitude, and wherein said arithmetic operation circuit adds the output signal of said non-linear signal processing network and said apparatus input signal, and said first signal processing circuit has an emphasis characteristic.

12. A non-linear signal processing apparatus according to claim 10 wherein said non-linear circuit produces an output signal compressed at a constant compression factor when the amplitude of the input signal applied to said non-linear circuit is small, and as the amplitude of the input signal increases, said non-linear circuit produces an output signal compressed at a larger compression factor than said constant compression factor, the amplitude of the output signal for an input signal of predetermined amplitude being no larger than the amplitude of the output signal for an input signal having a larger amplitude, and wherein said arithmetic operation circuit adds the output signal of said non-linear signal processing circuit and said apparatus input signal, and said first signal processing circuit has a high-pass filter characteristic.

13. A non-linear signal processing apparatus comprising:

a non-linear signal processing network including a differential circuit for generating an output signal by extracting a variation in a predetermined time period from an input signal thereto, a non-linear circuit for receiving another input signal and for generating in response thereto an output signal having an amplitude that is non-linearly compressed in accordance with the amplitude of the input signal to the non-linear circuit, a delay circuit for generating an output signal by delaying the output signal of said non-linear circuit by a predetermined time period, an adder circuit for combining the output signal of said delay circuit and the output signal of said differential circuit and supplying the combined signal to said non-linear circuit as the input signal received by the non-linear circuit, and a multiplier circuit for multiplying the output signal of said non-linear circuit by a predetermined factor to provide an output signal of said non-linear signal processing network, wherein said non-linear circuit has a multiplication factor that is non-linear, said output signal of said non-linear circuit being not only outputted through said multiplier circuit to exhibit a first compression effect, but also being fed back through said delay circuit to increase a second compression effect;

a signal processing circuit for processing the output signal of said non-linear signal processing network in a predetermined manner to provide an output signal; and

an arithmetic operation circuit foor arithmetically combining the output signal of said signal processing circuit and said input signal to said differential circuit.

14. A non-linear signal processing apparatus according to claim 13 wherein said non-linear circuit produces an output signal compressed at a constant compression factor when the amplitude of the input signal applied to said non-linear circuit is small, and as the amplitude of the input signal increases, said non-linear circuit produces an output signal compressed at a larger compression factor than said constant compression factor, the amplitude of the output signal for an input signal of predetermined amplitude being no larger than the amplitude of the output signal for an input signal having an amplitude larger than said predetermined amplitude, wherein said arithmetic operation circuit adds the output signal of said signal processing circuit and said input signal to said differential circuit, and wherein said signal processing circuit has a high-pass filter characteristic.

15. A non-linear signal processing apparatus according to claim 13 wherein said non-linear circuit produces an output signal compressed at a constant compression factor when the amplitude of the input signal applied to said non-linear circuit is small, and as the amplitude of the input signal increases, said non-linear circuit produces an output signal compressed at a larger compression factor than said constant compression factor, the amplitude of the output signal for an input signal of predetermined amplitude being no larger than the amplitude of the output signal for an input signal having an amplitude larger than the predetermined amplitude, wherein said arithmetic operation circuit subtracts the output signal of said signal processing circuit from said input signal to said differential circuit, and wherein said signal processing circuit has a high-pass filter characteristic.

16. A non-linear signal processing apparatus according to claim 13 wherein said non-linear circuit produces an output signal compressed at a constant compression factor when the amplitude of the input signal applied to said non-linear circuit is small, and as the amplitude of the input signal increases, said non-linear circuit produces an output signal compressed at a larger compression factor than said constant compression factor, the amplitude of the output signal for an input signal of predetermined amplitude being no larger than the amplitude of the output signal for an input signal having an amplitude larger than the predetermined amplitude, wherein said arithmetic operation circuit comprises means for selectively adding the output signal of said signal processing circuit and said input signal to said differential circuit and for selectively subtracting the output signal of said signal processing circuit from said input signal to said differential circuit, and wherein said signal processing circuit has a high-pass filter characteristic.

17. A non-linear signal processing apparatus according to claim 16 wherein said non-linear circuit has two different compression characteristics for compressing the amplitude of the output signal of the non-linear circuit in accordance with the amplitude of the input signal to the non-linear circuit, and wherein said multiplier circuit has two different multipliers, said two characteristics of said non-linear circuit and said two multipliers of said multiplier circuit being selectively used.

18. A non-linear signal processing apparatus according to claim 17 wherein the characteristic of said apparatus presented when one of the two characteristics of said non-linear circuit, one of the two multipliers of said multiplier circuit and one of the adding and subtracting functions of said arithmetic operation circuit are selected, and the characteristic of said apparatus presented when others of those characteristics, multipliers and functions are selected, are reversed from each other.

19. A non-linear signal processing apparatus comprising:

a non-linear signal processing network including a differential circuit for generating an output signal by extracting a variation in a predetermined time period from an input signal thereto, a non-linear circuit for receiving another input signal and for generating in response thereto an output signal having an amplitude that is non-linearly compressed in accordance with the amplitude of the input signal to the non-linear circuit, a delay circuit for generating an output signal by delaying the output signal of said non-linear circuit by a predetermined time period, an adder circuit for combining the output signal of said delay circuit and the output signal of said differential circuit and supplying the combined signal to said non-linear circuit as the input signal received by the non-linear circuit, and a multiplier circuit for multiplying the output signal of said non-linear circuit by a predetermined factor to provide an output signal of said non-linear signal processing network, wherein said non-linear circuit has a multiplication factor that is non-linear, said output signal of said non-linear circuit being not only outputted through said multiplier circuit to exhibit a first compression effect, but also being fed back through said delay circuit to increase a second compression effect; and

an arithmetic operation circuit for arithmetically combining the output signal of said non-linear signal processing network and said input signal to said differential circuit.

20. A non-linear signal processing apparatus according to claim 19 wherein said non-linear circuit produces an output signal compressed at a constant compression factor when the amplitude of the input signal applied to said non-linear circuit is small, and as the amplitude of the input signal increases, said non-linear circuit produces an output signal compressed at a larger compression factor than said constant compression factor, the amplitude of the output signal for an input signal of predetermined amplitude being no larger than the amplitude of the output signal for an input signal having an amplitude larger than the predetermined amplitude, and wherein said arithmetic operation circuit adds the output signal of said non-linear signal processing network and said input signal to said differential circuit.

21. A non-linear signal processing apparatus according to claim 20 wherein said non-linear circuit has a plurality of different compression characteristics to compress the amplitude of the output signal of the non-linear circuit in accordance with the amplitude of the input signal to the non-linear circuit, and said multiplier circuit has a plurality of different multipliers, said different characteristics of said non-linear circuit and said different multipliers of said multiplier circuit being selectively used.

22. A non-linear signal processing apparatus according to claim 19 wherein said non-linear circuit produces an output signal compressed at a constant compression factor when an amplitude of the input signal applied to said non-linear circuit is small, and as the amplitude of the input signal increases, said non-linear circuit produces an output signal compressed at a larger compression factor than said constant compression factor, the amplitude of the output signal for an input signal of predetermined amplitude being no larger than the amplitude of the output signal for an input signal having an amplitude larger than the predetermined amplitude, and wherein said arithmetic operation circuit subtracts the output signal of the non-linear signal processing circuit from said input signal to said differential circuit.

23. A non-linear signal processing apparatus according to claim 22 wherein said non-linear circuit has a plurality of different compression characteristics to compress the amplitude of the output signal of the non-linear circuit in accordance with the amplitude of the input signal to the non-linear circuit, and said multiplier circuit has a plurality of different multipliers, said different characteristics of said non-linear circuit and said different multipliers of said multiplier circuit being selectively used.

24. A non-linear signal processing apparatus according to claim 19 wherein said non-linear circuit produces an output signal compressed at a constant compression factor when the amplitude of the input signal applied to said non-linear circuit is small, and as the amplitude of the input signal increases, said non-linear circuit produces an output signal compressed at a larger compression factor than said constant compression factor, the amplitude of the output signal for an input signal of predetermined amplitude being no larger than the amplitude of the output signal for an input signal having an amplitude larger than the predetermined amplitude, and wherein said arithmetic operation circuit comprises means for selectively adding the output signal of said non-linear signal processing network and said input signal to said differential circuit and for selectively subtracting the output signal of said non-linear signal processing network from said input signal to said differential circuit.

25. A non-linear signal processing apparatus according to claim 24 wherein said non-linear circuit has two different compression characteristics to compress the amplitude of the output signal of the non-linear circuit in accordance with the amplitude of the input signal to the non-linear circuit, and said multiplier circuit has two different multipliers, said different characteristics of said non-linear circuit and said different multipliers of said multiplier circuit being selectively used.

26. A non-liner signal processing apparatus according to claim 25 wherein the characteristic of said apparatus presented when one of the two characteristics of said non-linear circuit, one of the two multipliers of said multiplier circuit and one of the adding and subtracting functions of said arithmetic operation circuit are selected, and the characteristic of said apparatus presented when others of those characteristics, multipliers and functions are selected, are reversed from each other.

27. A non-linear signal processing apparatus according to claim 19 wherein said non-linear circuit produces an output signal compressed at a constant compression factor when the amplitude of the input signal applied to said non-linear circuit is small, and as the amplitude of the input signal increases, said nonlinear circuit produces an output signal compressed at a larger compression factor than said constant compression factor, and as the amplitude of the input signal to the non-linear circuit becomes larger still, said non-linear circuit produces an output signal sufficiently compressed or produces no output, and said arithmetic operation circuit adds the output signal of said non-linear signal processing network and said input signal to said differential circuit.

28. A non-linear signal processing apparatus according to claim 27 wherein said non-linear circuit has a plurality of different compression characteristics for compressing the amplitude of the output signal to the non-linear circuit in accordance with the amplitude of the input signal to the non-linear circuit, and said multiplier circuit has a plurality of different multipliers, said different characteristics of said non-linear circuit and said different multipliers of said multiplier circuit being selectively used.

29. A non-linear signal processing apparatus according to claim 19 wherein said non-linear circuit produces an output signal compressed at a constant compression factor when the amplitude of the input signal applied to said non-linear circuit is small, and as the amplitude of the input signal increases, said non-linear circuit produces an output signal compressed at a larger compression factor than said constant compression factor, and as the amplitude of the input signal becomes larger still, said non-linear circuit produces an output signal sufficiently compressed or produces no output, and wherein said arithmetic operation circuit subtracts the output signal of said non-linear signal processing network from said input signal to said differential circuit.

30. A non-linear signal processing apparatus according to claim 29 wherein said non-linear circuit has a plurality of different compression characteristics for compressing the amplitude of the output signal of the non-linear circuit in accordance with the amplitude of the input signal to the non-linear circuit, and said multiplier circuit has a plurality of different multipliers, said different characteristics of said non-linear circuit and said different multipliers of said multiplier circuit being selectively used.

31. A non-linear signal processing apparatus according to claim 19 wherein said non-linear circuit produces an output signal compressed at a constant compression factor when the amplitude of the input signal applied to said non-linear circuit is small, and as the amplitude of the input signal increases, said non-linear circuit produces an output signal compressed at a larger compression factor than said constant compression factor, and as the amplitude of the input signal becomes larger still, said non-linear circuit produces an output signal sufficiently compressed or produces no output, and wherein said arithmetic operation circuit comprises means for selectively adding the output signal of said non-linear signal processing network and said input signal to said differential circuit and for selectively subtracting the output signal of said non-linear signal processing network from said input signal to said differential circuit.

32. A non-linear signal processing apparatus according to claim 31 wherein said non-linear circuit has a plurality of different compression characteristics to compress the amplitude of the output signal to the non-linear circuit in accordance with the amplitude of the input signal to the non-linear circuit, and wherein said multiplier circuit has a plurality of different multipliers, said different characteristics of said nonlinear circuit and said different multipliers of said multiplier circuit being selectively used.

33. A non-linear signal processing apparatus according to claim 32 wherein the characteristic of said apparatus presented when one of the plurality of characteristics of said non-linear circuit, one of the plurality of multipliers of said multiplier circuit and one of the adding and subtracting functions of said arithmetic operation circuit are selected, and the characteristic of said apparatus presented when others of those characteristics, multipliers and functions are selected, are reversed from each other.

34. A non-linear signal processing apparatus according to claim 27, wherein said differential circuit limits the amplitude of the variation in the predetermined time when the amplitude of the variation is larger than a predetermined level.

35. A non-linear signal processing apparatus according to claim 28, wherein said differential circuit limits the amplitude of the variation in the predetermined time when the amplitude of the variation is larger than a predetermined level.

36. A non-linear signal processing apparatus according to claim 29, wherein said differential circuit limits the amplitude of the variation in the predetermined time when the amplitude of the variation is larger than a predetermined level.

37. A non-linear signal processing apparatus according to claim 30, wherein said differential circuit limits the amplitude of the variation in the predetermined time when the amplitude of the variation is larger than a predetermined level.

38. A non-linear signal processing apparatus according to claim 31, wherein said differential circuit limits the amplitude of the variation in the predetermined time when the amplitude of the variation is larger than a predetermined level.

39. A non-linear signal processing apparatus according to claim 32, wherein said differential circuit limits the amplitude of the variation in the predetermined time when the amplitude of the variation is larger than a predetermined level.

40. A non-linear signal processing apparatus according to claim 33, wherein said differential circuit limits the amplitude of the variation in the predetermined time when the amplitude of the variation is larger than a predetermined level.

41. An apparatus for non-linearly processing an apparatus input signal, comprising:

first signal processing means for processing the apparatus input signal in a predetermined manner to provide a first intermediate signal;

a non-linear signal processing network which includes

differential circuit means, responsive to the first intermediate signal, for delaying the first intermediate signal and for generating a second intermediate signal which corresponds to the difference between the first intermediate signal and the delayed first intermediate signal,

an adder having a pair of input ports and having an output port, one of the input ports of the adder receiving the second intermediate signal,

non-linear circuit means, having an input port that is connected to the output port of the adder to receive an output signal from the adder, for generating a third intermediate signal that is a non-linear function of the output signal from the adder,

delay circuit means for feeding back the third intermediate signal to the other input port of the adder after a predetermined delay, and

multiplier circuit means for multiplying the third intermediate signal by a predetermined factor to provide a fourth intermediate signal;

second signal processing means for processing the fourth intermediate signal in a predetermined manner to provide a fifth intermediate signal; and

arithmetic operation circuit means for arithmetically combining the apparatus input signal and the fifth intermediate signal.