Programmable look up system
First Claim
Patent Images
1. A system for defining and evaluating the behavior of a memoried logic element that can be used by a logic simulator and comprising in combination:
- an address generator that takes as input a set of input values, a set of state values and an element type, and generates an address by mapping each possible combination into an address;
one or more output value arrays or memories, each of which is addressed by the output of the address generator and holds logic values that represent the logic value of the output and where each location of an output value array holds the output value that corresponds to the set of inputs, state and element type that is mapped into that location;
one or more state output value arrays or memories, each of which is addressed by the output of the address generator and holds state values that represent the next state that the element should assume and where each location of a state output value array holds the value of the state that the element should assume next given the set of inputs, state and element type that is mapped into that location; and
one or more feedback paths by which the outputs of the state output value arrays or memories replace the state values stored in the element.
4 Assignments
0 Petitions
Accused Products
Abstract
A simulation technique for modeling the function of logic elements containing memory is disclosed. The technique uses a table to represent the logical function of the devices that are being simulated.
40 Citations
3 Claims
-
1. A system for defining and evaluating the behavior of a memoried logic element that can be used by a logic simulator and comprising in combination:
-
an address generator that takes as input a set of input values, a set of state values and an element type, and generates an address by mapping each possible combination into an address; one or more output value arrays or memories, each of which is addressed by the output of the address generator and holds logic values that represent the logic value of the output and where each location of an output value array holds the output value that corresponds to the set of inputs, state and element type that is mapped into that location; one or more state output value arrays or memories, each of which is addressed by the output of the address generator and holds state values that represent the next state that the element should assume and where each location of a state output value array holds the value of the state that the element should assume next given the set of inputs, state and element type that is mapped into that location; and one or more feedback paths by which the outputs of the state output value arrays or memories replace the state values stored in the element.
-
-
2. A system for defining and evaluating the behavior of a memoried logic element that can be used by a logic simulator and comprising in combination:
-
an element type modifier that takes as input an element type and a set of state values and generates a modified element type by mapping combinations of element type and state into the modified element type in such a fashion that the modified element type requires no more bits to represent than the original element type required; an address generator that takes as input a set of input values and a modified element type, and generates an address by mapping each possible combination into an address; one or more output value arrays or memories, each of which is addressed by the output of the address generator and holds logic values that represent the logic value of the output and where each location of an output value array holds the output value that corresponds to the set of inputs, state and element type that is mapped into that location; one or more state output value arrays or memories, each of which is addressed by the output of the address generator and holds state values that represent the next state that the element should assume and where each location of a state output value array holds the value of the state that the element should assume next given the set of inputs, state and element type that is mapped into that location; and one or more feedback paths in the logic simulator by which the outputs of the state output value arrays or memories replace the state values associated with the element.
-
-
3. A technique for defining and evaluating the behavior of a memoried logic element that can be used by a logic simulator and comprising in combination:
-
an address generator that takes as input a set of input values and an element type, and generates an address by mapping each possible combination into an address; one or more output value arrays or memories, each of which is addressed by the output of the address generator and holds logic values that represent the logic value of the output and where each location of an output value array holds the output value that corresponds to the set of inputs and element type that is mapped into that location; a next element type array or memory that is addressed by the output of the address generator and holds element types, where each location of the array holds the element type that is used to represent the next element type that corresponds to the set of inputs and element type that is mapped into that location; and a feedback path in the logic simulator whereby the original element type for the element is replaced with the next element type retrieved from the next element type array.
-
Specification