Transform processor system having post processing
First Claim
1. A transform processor system comprising:
- a time domain circuit for generating time domain signal samples;
a transform processor for processing the time domain signal samples to generate transforms, each transform having a plurality of frequency domain signal samples; and
a post processor for integrating the frequency domain signal samples, said post processor including an adder for adding each of the plurality of the frequency domain signal samples in one of the transforms generated with said transform processor to a corresponding one of the plurality of the frequency domain signal samples in a different one of the transforms generated with said transform processor to obtain a plurality of integrated frequency domain signal samples.
0 Assignments
0 Petitions
Accused Products
Abstract
An incremental digital filter provides high speed and low cost capability such as for performing fast Fourier transforms (FFTs), correlations, convolutions, and other digital filter operations. One configuration operates at microwave sample rates, computing a complete 512-point FFT in 0.2 microseconds for an effective sample rate of 2.56 gigahertz. High speed and low cost are derived from a parallel pipeline architecture in combination with incremental processing. Parallel pipeline architecture provides extremely high speed while the incremental mechanization provides a simple arrangement with a low component count for low cost. The incremental nature of the processor provides an integrating type mechanization, where integration-after-transformation yields high processing gain for signal-to-noise-ratio enhancement.
High data rate input and output mechanizations are provided to accommodate the high processing rates. An improved input mechanization involves analog signal to incremental digital conversion. An improved output mechanization involves integration after filtering for data rate reductions and for signal enhancement and also involves a bus output structure for multiplexing of output parameters.
-
Citations
48 Claims
-
1. A transform processor system comprising:
-
a time domain circuit for generating time domain signal samples; a transform processor for processing the time domain signal samples to generate transforms, each transform having a plurality of frequency domain signal samples; and a post processor for integrating the frequency domain signal samples, said post processor including an adder for adding each of the plurality of the frequency domain signal samples in one of the transforms generated with said transform processor to a corresponding one of the plurality of the frequency domain signal samples in a different one of the transforms generated with said transform processor to obtain a plurality of integrated frequency domain signal samples. - View Dependent Claims (2, 3)
-
-
4. A transform system comprising:
-
a charge coupled device time domain circuit for generating parallel time domain signal samples, said charge coupled device time domain circuit including a serial input circuit for generating serial time domain input signal samples and a parallel output circuit for generating the parallel time domain signal samples; a transform processor for processing the parallel time domain signal samples to generate transforms, each transform having a plurality of frequency domain signal samples; and a post processor for integrating the frequency domain signal samples, said post processor including an adder for adding each of the plurality of the frequency domain signal samples in one of the transforms generated with said transform processor to a corresponding one of the plurality of the frequency domain signal samples in a different one of the transforms generated with said transform processor to obtain a plurality of integrated frequency domain signal samples.
-
-
5. A transform processor system comprising:
-
an incremental time domain circuit for generating incremental time domain signal samples; an incremental transform processor for processing the incremental time domain signal samples to generate transforms each transform having a plurality of incremental frequency domain signal samples; and an incremental post processor for integrating the incremental frequency domain signal samples, said incremental post processor including an incremental adder for incrementally adding each of the plurality of the incremental frequency domain signal samples in one of the transforms generated with said transform processor to a corresponding one of the plurality of the incremental frequency domain signal samples in a different one of the transforms generated with said transform processor to obtain a plurality of integrated frequency domain signal samples.
-
-
6. A fast Fourier transform system comprising:
-
an incremental parallel time domain input circuit for generating incremental parallel time domain signal samples; an incremental parallel fast Fourier transform processor for processing the incremental parallel time domain signal samples to generate incremental parallel fast Fourier transforms, each incremental parallel fast Fourier transform having a plurality of incremental frequency domain signal samples; and an incremental post processor for incrementally integrating the frequency domain signal samples, said incremental post processor including an incremental adder for incrementally adding each of the plurality of the incremental frequency domain signal samples in one of the incremental parallel fast Fourier transforms generated with said incremental parallel fast Fourier transform processor to a corresponding one of the plurality of the incremental frequency domain signal samples in a different one of the incremental parallel fast Fourier transforms generated with said incremental parallel fast Fourier transform processor to obtain a plurality of integrated frequency domain signal samples.
-
-
7. A transform processor system comprising:
-
a time domain circuit for generating time domain signal samples having a first resolution; a transform processor for processing the time domain signal samples to generate transforms, each transform including a plurality of frequency domain signal samples having a second resolution that is better than the first resolution of the time domain signal samples; and a post processor for integrating the frequency domain signal samples, said post processor including an adder for adding each of the plurality of the frequency domain signal samples in one of the transforms generated with said transform processor to a corresponding one of the plurality of the frequency domain signal samples in a different one of the transforms generated with said transforms processor to obtain a plurality of integrated frequency domain signal samples.
-
-
8. A transform processor system comprising:
-
a parallel input time domain circuit for generating parallel time domain signal samples; a parallel Fourier transform processor for processing the parallel time domain signal samples to generate parallel Fourier transforms, each parallel Fourier transform having a plurality of parallel frequency domain signal samples; and a post processor for integrating the parallel frequency domain signal samples, said post processor including an adder for adding each of the plurality of the frequency domain signal samples in one of the transforms generated with said transform processor to a corresponding one of the plurality of the frequency domain signal samples in a different one of the transforms generated with said trasnform processor to obtain a plurality of integrated frequency domain signal samples.
-
-
9. A transform processor system comprising:
-
a time domain circuit for generating time domain signal samples; a transform processor for processing the time domain signal samples that are generated with said time domain circuit to generate transforms, each transform having a plurality of frequency domain signal samples; and a frequency domain integrator for integrating the frequency domain signal samples, said frequency domain integrator including an adder for adding each of the plurality of the frequency domain signal samples in one of the transforms to a corresponding one of the plurality of the frequency domain signal samples in a different one of the transforms to obtain a plurality of integrated frequency domain signal samples.
-
-
10. A transform processor system comprising:
-
an incremental time domain input circuit for generating incremental time domain signal samples; an incremental transform processor for processing the incremental time domain signal samples to generate transforms, each transform having a plurality of frequency domain signal samples; and a post processor for integrating the frequency domain signal samples generated with said incremental transform processor, said post processor including an adder for adding each of the plurality of the frequency domain signal samples in one of the transforms generated with said transform processor to a corresponding one of the plurality of the frequency domain signal samples in a different one of the transforms generated with said transform processor to obtain a plurality of multi-bit digital whole number integrated frequency domain signal samples. - View Dependent Claims (11, 12, 13)
-
-
14. A fast Fourier transform processor system comprising:
-
an incremental time domain circuit for generating incremental time domain signal samples; an incremental fast Fourier processor for processing the incremental time domain signal samples to generate incremental fast Fourier transforms, each incremental fast Fourier transform having a plurality of incremental frequency domain signal samples; and an incremental post processor for integrating the incremental frequency domain siganl samples generated with said incremental fast Fourier transform processor, said incremental post processor including an incremental adder for incrementally adding each of the plurality of the incremental frequency domain signal samples in one of the incremental fast Fourier transforms generated with said incremental fast Fourier transform processor to a corresponding one of the plurality of the incremental frequency domain signal samples in a different one of the incremental fast Fourier transforms generated with said incremental fast Fourier trasnform processor to obtain a plurality of multi-bit digital whole number integrated frequency domain signal samples.
-
-
15. A fast Fourier transform system comprising:
-
an incremental time domain input circuit for generating incremental time domain signal samples; an incremental fast Fourier transform processor for processing the incremental time domain signal samples to generate fast Fourier transforms, such fast Fourier transform having a plurality of multi-bit digital frequency domain signal samples having a resolution that is better than the resolution of the incremental time domain signal samples; and a post processor for integrating the multi-bit digital frequency domain signal samples generated with said fast Fourier transform processor, said post processor including an adder for adding each of the plurality of multi-bit frequency domain signal samples in one of the transforms generated with said transform processor to a corresponding one of the plurality of the frequency domain signal samples in a different one of the transforms generated with said incremental fast Fourier transform processor to obtain a plurality of integrated frequency domain signal samples.
-
-
16. A transform processor system comprising:
-
a complex incremental time domain circuit for generating complex pairs of incremental real and imaginary time domain signal samples; a complex incremental transform processor for transform processing the pairs of incremental real and imaginary time domain signal samples to generate transforms, each transform having a plurality of pairs of incremental real and imaginary frequency domain signal samples; and a coherent post processor for coherently integrating the frequency domain signal samples generated with said incremental transform processor, said post processor including an adder for adding each of the plurality of the frequency domain signal samples in one of the transforms generated with said transform processor to a corresponding one of the plurality of the frequency domain signal samples in a different one of the transforms generated with said transform processor to obtain a plurality of multi-bit digital whole number integrated frequency domain signal samples.
-
-
17. A transform processor system comprising:
-
an incremental time domain input circuit for generating incremental time domain signal samples; an incremental transform processor for processing the incremental time domain signal samples to generate transforms, each transform having a plurality of frequency domain signal samples; and a frequency domain post processor for integrating the frequency domain signal samples generated with said incremental transform processor, said post processor including an adder for adding each of the plurality of the frequency domain signal samples in one of the transforms generated with said incremental transform processor to a corresponding one of the plurality of the frequency domain signal samples in a different one of the transforms generated with said incremental transforms processor to obtain a plurality of multi-bit digital whole number integrated frequency domain signal samples.
-
-
18. A transform processor system comprising:
-
a time domain circuit for generating time domain signal samples; a transform processor for processing the time domain signal samples to generate frequency domain signal samples; and a coherent post processor for coherently integrating the frequency domain signal samples generated with said transform processor. - View Dependent Claims (19, 20, 21, 22)
-
-
23. A transform processor system comprising:
-
a time domain circuit for generating time domain signal samples having a first resolution; a transform processor for processing the time domain signal samples to generate frequency domain signal samples having a second resolution that is better than the first resolution of the time domain signal samples; and a coherent post processor for coherently integrating the frequency domain signal samples generated with said transform processor.
-
-
24. A transform processor system comprising:
-
a time domain circuit for generating time domain signal samples; a fast Fourier transform processor for processing the time domain signal samples to generate fast Fourier transforms, each fast Fourier transform having a plurality of frequency domain signal samples; and a coherent post processor for coherently integrating the frequency domain signal samples, said post processor including an adder for adding each of the plurality of the frequency domain signal samples in one of the fast Fourier transforms generated with said fast Fourier transform processor to a corresponding one of the plurality of the frequency domain signal samples in a different one of the fast Fourier transforms generated with said fast Fourier trasnform processor to obtain a plurality of integrated frequency domain signal samples.
-
-
25. A transform processor system comprising:
-
a time domain circuit for generating time domain signal samples; a transform processor for processing the time domain signal samples to generate frequency domain signal samples; and a coherent frequency domain post processor for coherently integrating the frequency domain signal samples generated with said transform processor.
-
-
26. A transform processor system comprising:
-
an incremental time domain circuit for generating incremental time domain signal samples; a transform processor for generating frequency domain signal samples by transforming the incremental time domain signal samples generated with said time domain circuit; and a post processor for integrating the frequency domain signal samples to generate multi-bit digital whole number frequency domain signal samples. - View Dependent Claims (27, 28, 29, 30)
-
-
31. A fast Fourier transform system comprising:
-
an incremental time domain circuit for generating incremental time domain signal samples; an incremental fast Fourier transform processor for processing the incremental time domain signal samples that are generated with said parallel input circuit to generate fast Fourier transform, each fast Fourier transform having a plurality of frequency domain signal samples; and a post processor for integrating the frequency domain signal samples to generate multi-bit digital whole number frequency domain signal samples.
-
-
32. A transform processor system comprising:
-
a time domain circuit for generating incremental time domain signal samples; a transform processor for processing the incremental time domain signal samples to generate transforms, each transform having a plurality of incremental frequency domain signal samples; and a post processor for integrating the incremental freqeuncy domain signal samples generated with said transform processor, said post processor including an adder for adding each of the incremental frequency domain signal samples in one of the transforms generated with said transform processor to a corresponding one of the incremental frequency domain signal samples in a different one of the transforms generated with said transform processor to obtain an integrated transform of multi-bit digital whole number frequency domain samples.
-
-
33. A transform processor system comprising:
-
an incremental time domain circuit for generating pairs of real and imaginary incremental time domain signal samples; a transform processor for processing the real and imaginary incremental time domain signal samples to generate transforms, each transform having a plurality of pairs of real and imaginary frequency domain signal samples; and a post processor for integrating the pairs of real and imaginary frequency domain signal samples, said post processor including a real sample adder for adding each of the plurality of the frequency domain real signal samples in one of the transforms generated with said transform processor to a corresponding one of the plurality of the frequency domain real signal samples in a different one of the transforms generated with said transform processor and an imaginary sample adder for adding each of the plurality of the frequency domain imaginary signal samples in one of the transforms generated with said transform processor to a corresponding one of the plurality of the frequency domain imaginary signal samples in a different one of the transforms generated with said transforms processor to obtain a plurality of integrated pairs of real and imaginary multi-bit digital whole number frequency domain signal samples.
-
-
34. A transform processor system comprising:
-
a time domain circuit for generating pairs of real and imaginary incremental time domain signal samples; a transform processor for transform processing the pairs of real and imaginary incremental time domain signal samples to generate transforms, each transform having a plurality of pairs of real and imaginary incremental frequency domain signal samples; and a post processor for coherently integrating the frequency domain signal samples.
-
-
35. A transform processor system comprising:
-
a time domain circuit for generating pairs of real and imaginary incremental time domain signal samples; a transform processor for processing the pairs of real and imaginary incremental time domain signal samples to generate transforms each transform having pairs of real and imaginary multi-bit digital whole number frequency domain signal samples; and a post processor for coherently integrating the pairs of real and imaginary multi-bit digital whole number frequency domain signal samples generated with said transform processor;
said post processor including an adder for coherently adding each of the pairs of real and imaginary multi-bit digital whole number frequency domain signal samples in one of the transforms generated with said transform processor to a corresponding one of a plurality of pairs of real and imaginary multi-bit digital whole number frequency domain signal samples in a different one of the transforms generated with said transform processor to obtain a coherently integrated transform of pairs of real and imaginary multi-bit digital whole number frequency domain signal samples.
-
-
36. A transform processor system comprising:
-
an incremental time domain circuit for generating pairs of real and imaginary incremental time domain signal samples; a transform processor for generating transforms of pairs of real and imaginary incremental frequency domain signal samples in response to the pairs of real and imaginary incremental time domain signal samples generated with said time domain circuit; and a coherent integrator for coherently integrating the pairs of real and imaginary incremental frequency domain signal samples.
-
-
37. A transform processor system comprising:
-
an incremental time domain circuit for generating pairs of real and imaginary incremental time domain signal samples; a transform processor for generating transforms of pairs of real and imaginary multi-bit digital whole number frequency domain signal samples in response to the pairs of real and imaginary incremental time domain siganl samples generated with said time domain circuit; and a post processor for noncoherently integrating the pairs of real and imaginary multi-bit digital whole number frequency domain signal samples.
-
-
38. A transform processor system comprising:
-
an incremental time domain circuit for generating pairs of real and imaginary incremental time domain signal samples; a transform processor for generating transforms of pairs of real and imaginary incremental frequency domain signal samples in response to the pairs of real and imaginary incremental time domain signal samples generated with said time domain circuit; and a post processor for noncoherently integrating the pairs of real and imaginary incremental frequency domain signal samples generated with said transform processor.
-
-
39. A transform processor system comprising:
-
a time domain circuit for generating multi-bit digital whole number time domain signal samples having a first resolution; a transform processor for generating multi-bit digital whole number frequency domain signal samples having a second resolution that is greater than the first resolution of the multi-bit digital whole number time domain signal samples in response to the first resolution multi-bit digital whole number time domain signal samples generated with said time domain circuit; and a post processor for integrating the multi-bit digital whole number frequency domain signal samples having the second resolution to generate multi-bit digital whole number post processed signal samples having a third resolution that is greater than the second resolution of the multi-bit digital whole number frequency domain signal samples.
-
-
40. A transform processor system comprising:
-
a time domain circuit for generating multi-bit digital whole number time domain signal samples having a first resolution; and a transform processor for processing the first resolution multi-bit digital whole number time domain signal samples from said time domain circuit to generate transforms of multi-bit digital whole number frequency domain signal samples having a second resolution that is greater than the first resolution of the multi-bit digital whole number time domain signal samples. - View Dependent Claims (41)
-
-
42. A transform processor system comprising:
-
a time domain circuit for generating multi-bit digital time domain signal samples having a first resolution; a transform processor for generating transforms of multi-bit digital frequency domain signal samples having a second resolution that is greater than the first resolution of the multi-bit digital time domain signal samples in response to the first resolution multi-bit digital time domain signal samples generated with said time domain circuit; and a post processor for integrating the second resolution multi-bit digital frequency domain signal samples, said post processor including an adder for adding each of the second resolution multi-bit frequency domain signal samples in one of the transforms generated with said transform processor to a corresponding one of the second resolution multi-bit digital frequency domain signal samples in a different one of the transforms generated with said transform processor to obtain a transform of integrated multi-bit digital whole number frequency domain signal samples.
-
-
43. A transform processor system comprising:
-
a time domain circuit for generating pairs of real and imaginary multi-bit digital time domain signal samples having a first resolution; and a transform processor generating transforms of pairs of real and imaginary multi-bit digital frequency domain signal samples having a second resolution that is greater than the first resolution of the multi-bit digital time domain signal samples in response to the pairs of real and imaginary time domain signal samples generated with said time domain circuit.
-
-
44. A transform processor comprising:
-
a time domain circuit for generating pairs of real and imaginary multi-bit digital time domain signal samples having a first resolution; a transform processor for generating transforms of pairs of real and imaginary multi-bit digital whole number frequency domain signal samples having a second reoslution that is greater than the first resolution of the multi-bit digital time domain signal samples in response to the pairs of real and imaginary first resolution multi-bit time domain signal samples generated with said time domain circuit; and a post processor for coherently integrating the pairs of real and imaginary second resolution multi-bit digital whole number frequency domain signal samples, wherein said post processor includes an adder for coherently adding each of the pairs of real and imaginary second resolution multi-bit digital whole number frequency domain signal samples in one of the transforms generated with said transform processor to a corresponding one of the pairs of real and imaginary second resolution multi-bit digital whole number frequency domain signal samples in a different one of the transforms generated with said transform processor to obtain a transform of coherently added pairs of real and imaginary multi-bit digital whole number frequency domain samples.
-
-
45. A transform processor system comprising:
-
a time domain circuit for generating pairs of real and imaginary multi-bit digital time domain signal samples having a first resolution; a transform processor for generating transforms of pairs of real and imaginary multi-bit digital whole number frequency domain signal samples having a second resolution that is greater than the first resolution of the multi-bit digital time domain signal samples in response to the pairs of first resolution real and imaginary multi-bit digital time domain signal samples generated with said time domain circuit; and a noncoherent post processor for noncoherently integrating the pairs of second resolution real and imaginary multi-bit digital whole number frequency domain signal samples, wherein said post processor includes an adder for noncoherently adding each of the pairs of second resolution real and imaginary multi-bit digital whole number frequency domain signal samples in one of the transforms generated with said transform processor to a corresponding one of the pairs of second resolution real and imaginary multi-bit digital whole number frequency domain signal samples in a different one of the transforms generated with said transform processor to obtain noncoherently added pairs of real and imaginary multi-bit digital whole number frequency domain samples.
-
-
46. A transform processor system comprising:
-
a time domain circuit for generating time domain signal samples; a transform processor for transforming the time domain signal samples from said time domain circuit to generate transforms, each transform having a plurality of frequency domain signal samples; a post processor for integrating the frequency domain signal samples, said post processor including an adder for adding each of the frequency domain signal samples in one of the transforms generated with said transform processor to a corresponding one of the frequency domain signal samples in a different one of the transforms generated with said transform processor to obtain a plurality of integrated frequency domain signal samples; and a stored program digital computer for processing the integrated frequency domain signal samples that are generated with said post processor under control of a stored program.
-
-
47. A transform processor system comprising:
-
a time domain circuit for generating time domain signal samples; a transform processor for transforming the time domain signal samples from said time domain circuit to generate transforms, each transform having a plurality of frequency domain signal samples; a post processor for integrating the frequency domain signal samples, said post processor including an adder for adding each of the plurality of the frequency domain signal samples in one of the transforms generated with said transform processor to a correspnding one of the plurality of the frequency domain signal samples in a different one of the transforms generated with said transform processor to obtain a plurality of integrated frequency domain signal samples; and a data link for communicating an integrated transform of frequency domain signal samples that are generated with said post processor to a remote location.
-
-
48. A transform processor system comprising:
-
a time domain circuit for generating time domain signal samples; a transform processor for processing the time domain signal samples to generate transforms, each transform having a plurality of frequency domain signal samples generated in response to the time domain signal samples that are generated with said time domain circuit; and a post processor for generating integrated signal samples by integrating the frequency domain signal samples.
-
Specification