Apparatus for determining the degree of variation of a feature in a region of an image that is divided into discrete picture elements

• US 4,747,151 A
• Filed: 05/21/1986
• Issued: 05/24/1988
• Est. Priority Date: 05/23/1985
• Status: Expired due to Term

• Current Assignee: ContextVision AB
• Original Assignee: ContextVision AB
• Inventors: Knutsson, Hans, Granlund, Gosta
• Primary Examiner(s): Boudreau, Leo H.
• Assistant Examiner(s): Mancuso, Joseph
• Application Number:
  US06/865,350
• Time in Patent Office: 734 Days
• Field of Search: 382/41, 382/50, 382/51, 382/22, 382/21, 382/56
• US Class Current: 382/199
• CPC Class Codes: G06T 7/00 Image analysis

Abstract

The invention concerns an apparatus for determining the degree of variation of a feature in a region of an image that is divided into discrete picture elements, the feature being represented by complex valued signals, one for each picture element, the signal phase representing the feature class and the signal magnitude representing the certainty in the feature assertion. The apparatus includes a unit (3) for providing the complex valued signals (8) within the region and complex valued multiplication factor signals (9) corresponding to the complex valued signals. In a first summation unit (4), a first sum signal is generated by the magnitude products of the signals (8) and corresponding multiplication factor signals (9), and a second sum signal is generated by the complex valued scalar products of the signals (8) and corresponding complex conjugate of the multiplication factor signals. In a second summation unit (5), a third sum signal is generated by the signals (8) that are weighted with the magnitude of corresponding multiplication factor signals (9), and a fourth sum signal is generated by the complex conjugate of the multiplication factor signals (9) weighted with a magnitude of corresponding signals (8). A norming unit (6) is provided for norming the output signals from the summation units in a predetermined way (FIG. 2).

Claims

1. Apparatus comprising:

first means for recording a first image of a physical object or scene and dividing said first image into discrete picture elements;

second means for transforming said first image which has been divided into discrete picture elements into a vector representation, said vector representation comprising complex valued signals,

third means for accessing said complex valued signals from a plurality of picture elements which collectively form a plurality of overlapping regions of a vector valued image, one complex valued signal for each picture element of said plurality of picture elements, each of said complex valued signals having a phase which describes feature class and a magnitude which describes certainty in feature assertion, said complex valued signals representing said feature;

fourth means for accessing a corresponding complex valued multiplication factor signal for each picture element in said plurality of picture elements, each of said complex valued multiplication factor signals having a phase and a magnitude, the complex valued multiplication factor signals, for each region of said plurality of overlapping regions, collectively forming a mask which represents a predetermined idealized variation of said feature in a respective region of said plurality of overlapping regions; and

,

fifth means coupled to each of said third and fourth means for receiving and processing, for each region of said plurality of overlapping regions, said complex valued signals and said complex valued multiplication factor signals to measure, for each region of said plurality of overlapping regions, the correspondence between the collection of complex valued signal, for each region of said plurality of overlapping regions, which characterizes the degree of variation of said feature therein thereby producing a second image representing characterizing properties of a recorded image of said physical object or scene.

2. Apparatus according to claim 1 wherein said fifth means comprises:

a first summation unit including a summator, a first multiplying summator and a second multiplying summator, a first multiplicator coupled to said summator and to said first and second multiplying summators, a first adder coupled to a first cosine generator and a first sine generator, said first cosine generator being coupled to said first multiplying summator and said first sine generator being coupled to said second multiplying generator, and wherein said magnitude of said complex valued signals and said magnitude of said coresponding complex valued multiplication factor signals, are received by said first multiplicator which outputs a resulting product components to said summator, and said first and second multiplying summators, said summator summing said resulting product components and outputting a first product sum signal, said phase of said complex valued signals being received by an input of said first adder and said phase of said corresponding complex valued multiplication factor signals being received by an inverting input of said first adder, the phase difference generated by said first adder being outputted to said first cosine generator and said first sine generator which generate a corresponding first cosine signal and first sine signal which are outputted to said first multiplying summator and said second multiplying summator, respectively, where said corresponding first cosine and first sine signals are multiplied by said resulting product components to produce second and third product sum signals which are outputted by said first and second multiplying summator, respectively;

a second summation unit including a second cosine generator and a second sine generator coupled to a third multiplying summator and fourth multiplying summator, respectively, and a third cosine generator and a third sine generator coupled to a fifth multiplying summator and sixth multiplying summator, respectively, said multiplicator being coupled to said third, fourth, fifth and sixth multiplying summators and said resulting product components being inputted to said third, fourth, fifth and sixth multiplying summators, said phase of said complex valued signals being received by said second cosine generator and said second sine generator which generates a corresponding second cosine and sine signal which are outputted to said third and fourth multiplying summators, respectively, where said corresponding second cosine and second sine signals are multiplied by said resulting product components to produce fourth and fifth product sum signals which are outputted by said third and fourth multiplying summator, respectively, the sign inverted phase of said corresponding complex valued multiplication factor signals being received by said third cosine generator and said third sine generator which generates a corresponding third cosine and third sine signal which are outputted to said fifth and sixth multiplying summators, respectively, where said corresponding third cosine and third sine signals are multiplied by said resulting product components to produce sixth and seventh product sum signals which are outputted by said fifth and sixth multiplying summator, respectively; and

,

means coupled to said first summation unit and said second summation unit for norming said product sum signals.

3. Apparatus according to claim 2 wherein said norming means comprises a multiplying means coupled to a first dividing unit and a second dividing unit which are coupled to a second adder and a third adder, respectively, the second adder being coupled to a third dividing unit and the third adder being coupled to a fourth dividing unit, said third and fourth dividing units being coupled to a converter, said first product sum signals being fed to said first, second, third and fourth dividing units, said second product sum signals being fed to an input of said second adder, and said third product sum signals being fed to an input of said third adder, said fourth, fifth, sixth and seventh product sum signals being fed to said multiplying means for complex valued multiplication, the real part of the resulting product and the imaginary part of the resulting product being generated to said first and second dividing units, respectively, for dividing by said first product sum signal, to form a first value signal and a second value signal which are generated to sign inverting inputs of said second and third adders, respectively, for subtracting from said second and third product sum signals, respectively, the resulting signals being generated to said third and fourth dividing units, respectively, to be divided by said first product sum signals and then outputted by said third and fourth dividing units to said converter for converting into polar format and outputted by said converter in the form of said complex valued output signals.

4. Apparatus according to claim 3 further including means for varying the norming, said first product sum signals being fed to the norming varying means wherein said first product sum signals are raised to an exponent between 0 and 1, the size of said exponent being adjusted by a control signal which is also fed to the norming varying means, said first product sum signals which have been raised to said exponent then being fed to said third and fourth dividing units.

5. Apparatus according to claim 4 further including a fourth adder having a reference level signal fed thereto, said first product sum signals which have been raised to said exponent being fed to said fourth adder and said reference level signal being added thereto, the output from said fourth adder then being fed to said third and fourth dividing units.

6. Apparatus according to claim 2 wherein said norming means comprises a multiplying means coupled to a second adder and a third adder which are coupled to a first dividing unit and a second dividing unit, respsectively, and including a second multiplicator and third multiplicator coupled to said second and third adder, respectively, said first product sum signals being fed to said second and third multiplicator and to said first and second dividing units, said fourth, fifth, sixth and seventh product sum signals being fed to said multiplying means for complex valued multiplication, the imaginary part of the resulting product and the real part of the resulting product being generated to sign inverting inputs of said second and third adders, respectively, said second and third product sum signals being fed to said second and third multiplicators, respectively, multiplied by said first product sum signal, and outputted to inputs of said second and third adders, respectively, where said real part and said imaginary part, respectively, are subtracted, the resulting signals from said second and third adders being generated to said first and second dividing units, respectively, to be divided by said first product sum signals and then outputted by said first and second dividing units.

7. Apparatus according to claim 6 wherein said norming means further includes means for varying the norming, said first product sum signal being fed to the norming varying means wherein said first product sum signals are raised to an exponent between 1 and 2, the size of said exponent being adjusted by a control signal which is also fed to the norming varying means, said first product sum signals which have been raised to said exponent then being fed to said first and second dividing units.

8. Apparatus according to claim 7 including a fourth adder having a reference level signal fed thereto, said first product sum signals which have been raised to said exponent being fed to said fourth adder and said reference level signal being added thereto, the output from said fourth adder then being fed to said first and second dividing units.

9. Apparatus according to claim 1 wherein said fifth means includes for receiving and processing a first implementing means coupled to a first summator, and wherein said magnitude signals of said complex valued signals are received by said implementing means which multiplies said magnitude signals of said complex valued signals by said corresponding magnitudes of said complex valued multiplication factor signals to produce first output signals which are fed to said first summator which sums said first output signals and generates a first product sum signal.

10. Apparatus according to claim 9 wherein said third means further includes for receiving and processing a second implementing means coupled to a second summator, a third implementing means coupled to a third summator, a fourth implementing means coupled to a fourth summator, and a fifth implementing means coupled to a fourth summator, said second and third summators being coupled to a first adder, said fourth summator being coupled to the inverting input of a second adder, and said fifth summator being coupled to a non-inverting input of said second adder, and wherein real parts of said complex valued signals are received by said second and fourth implementing means and imaginary parts of said complex valued signals are received by said third and fifth implementing means, said second and third implementing means multiplying said real parts and said imaginary parts, respectively, of said complex valued signals by corresponding real parts and imaginary parts, respectively, of said complex valued multiplication factor signals to produce second output signals and third output signals, respectively, which are fed to said second and third summator, respectively, which sum said second and third output signals, respectively, and generate a first and second intermediate sum signal, respectively, said first and second intermediate sum signals being fed to said first adder which sums said second and third intermediate sum signals and generates a second product sum signal, said fourth and fifth implementing means multiplying said real parts and said imaginary parts, respectively, of said complex valued signals by corresponding imaginary and real parts, respectively, of said complex valued multiplication factor signals to produce fourth and fifth output signals, respectively, which are fed to said fourth and fifth summator, respectively, which sum said fourth and fifth output signals, respectively, and generates a third and fourth intermediate sum signal, respectively, said third intermediate sum signal being fed to said inverting input of said second adder and said fourth intermediate sum signal being fed to said non-inverting input of said second adder, said second adder summing said third and fourth intermediate sum signals and generating a third product sum signal.

11. Apparatus according to claim 10 wherein said fifth means further includes for receiving and processing sixth, seventh, eighth and ninth implementing means coupled to sixth, seventh, eighth and ninth summators, respectively, and wherein real parts and imaginary parts of said complex valued signals are received by said sixth and seventh implementing means, respectively, which multiplies said real parts and said imaginary parts by corresponding magnitudes of said complex valued multiplication factor signals, respectively, to produce sixth and seventh output signals, respectively, which are fed to said sixth and seventh summator, respectively, which sums said sixth and seventh output signals, respectively, and generates fourth and fifth sum signals, respectively, and wherein said magnitude of said complex valued signals are fed to said eighth and ninth implementing means, which multiplies said magnitude of said complex valued signals by real parts and imaginary parts of said complex valued multiplication signals, respectively, to produce eighth and ninth output signals, respectively, which are fed to said eighth and ninth summator, respectively, which sums said eighth and ninth output signals, respectively, and generates sixth and seventh sum signals, respectively.